Task Parallel Programming Model + Hardware Acceleration = Performance Advantage

¹LG Electronics Technology Center Europe, ²University of Campinas, Brazil (Unicamp), ³LG Electronics Mobile Research, San Jose Lab

• SoC are multi-core heterogeneous computing platforms

- No good tools for programming them efficiently (debugging, instrumentation) exist
- writing parallel programs the old way (by using pthreads) does not scale
- Programming for these platforms is hard and prohibits efficient use of all available compute resources
- Support many-cores and heterogeneous configurations for applications
 - We propose to adopt TaskSuperscalar (TSs) programming models • OmpSs, OpenMP 4.0, StarPU ...
 - Break down large programs into a connected mesh of small tasks; running on heterogeneous group of processors, use dataflow dependencies for synchronization (instead of barriers)
 - Out-of-order execution of tasks depends on inter-task dependencies

• Task definition, creation and submission

- Sequential code with pragmas to convey additional information to construct the data-flow-graph
- Record dataflow dependencies as tasks are submitted



Running small tasks

- Run-time system introduces a fixed, non-negligible overhead for task creation, task submission, task issue and dependence management
- HW support, acceleration, for critical functions, for example task scheduling and dependence resolution
- Manage helper tasks (preload data for accelerators)



overhead between CPU cores and TGA

Software Architecture

Application Level

Compiler Support

- GCC = GNU compiler
- CLANG = LLVM compiler
- \circ CLANG+ = LLVM compiler with OmpSs support added

TSs Runtime

- Nanos = BSC runtime
- MTSP = UNICAMP runtime

HW Runtime Accelerator

SoC Compute Platform

Tamer Dallou¹, Divino Cesar Soares Lucas², Guido Araujo², Lucas Morais², Eduardo Ferreira Barbosa², Michael Frank³, Richard Bagley³, Raj Sayana³

Heterogeneous Compute Platform Architecture Tioga Task-Graph-Accelerator TGA (for each process) LITTLE (Task Management) · · **_** · **_** · **_** · **_** · **_** · **_** · Submission Rename queue Core Core Frontend Tags 8-ways Engine Task Queue Circular buffer in 0 1 Parser Pool Manager L1\$ L1\$ Free list (512) 本 Core Core memory Doorbell (for each process) Master 2 Interface L1\$ L1\$ Circular buffers Task Pool Tasl in memory manager Ready to L2\$ Bus-I/F run queue(s) - · _ · _ · _ · _ · _ · _ · Retirement Retirement >Ⅲqueue Manager **Coherent Interconnect** Doorbell 🔵 – Control Register Registers Register Space Block GPU Task Graph Accelerator key parameters • Estimated die area: $< 0.1 \text{ mm}^2$ (TSMC 16FF) • Clock speed: > 800 MHz

Important: Coherent memory access minimizes communication

- Capacity:
- 512 active tasks
- 4096 graph edges (data flow dependencies) on up to 512 variables
- Design has been implemented and demonstrated on a ZEDBOARD/ZYBO (XILINX Zynq) platform







Kastors Benchmark (https://gforge.inria.fr/projects/kastors/)

- The KASTORS benchmarks suite was designed to evaluate OpenMP 4.0 task dependencies
- Modified state-of-the-art OpenMP 3.0 benchmarks and data-flow parallel linear algebra kernels to make use of tasks with dependencies
- KASTORS can also be used to evaluate performance of OpenMP implementations of task dependencies compared to global taskwaitbased approaches

Toy Benchmarks

• Synthetic with different number and type of dataflow dependencies

Literature

[1] Y. Etsion, A. Ramirez, R. M. Badia, E. Ayguade, J. Labarta, and M. Valero. Task Superscalar: Using processors as functional units. In Hot Topics in Parallelism (HOTPAR), 2010. [2] Y. Etsion, F. Cabarcas, A. Rico, A. Ramirez, R. M. Badia, E. Ayguade, J. Labarta, and M. Valero. Task

Superscalar: An Out-of-Order task pipeline. In Intl. Symposium on Microarchitecture (MICRO) [3] T. Dallou, B. Juurlink, FPGA-based prototype of Nexus++ task manager, in: 6th Workshop on Many-Task Computing on Clouds, Grids, and Supercomputers (MTAGS13), 2013.

[4] F. Yazdanpanah, D. Jiménez-González, C. Álvarez-Martínez, Y. Etsion, R.M. Badia, Analysis of the task superscalar architecture hardware design, in: ICCS'13, 2013

[5] Fahimeh Yazdanpanah; Hardware Design of Task Superscalar Architecture, PhD Thesis, Universitat Politecnica de Catalunya, 2014

[6] J. Planas, R. M. Badia, E. Ayguade, and J. Labarta. Hierarchical task-based programming with StarSs. J. High Performance Computing Application, 23(3). 27

[7] A. Duran, E. Ayguade, R. M. Badia, J. Labarta, L. Martinell, X. Martorell, and J. Planas. OmpSs: A proposal for programming heterogeneous multi-core architectures. Parallel Processing Letters, 2011