




Reconfigure Your RTL with EFLX
Join the SoC Revolution

Cheng C. Wang and Dejan Marković

August 22-23, 2016




Why Put an FPGA in Your SoC?



EFLX = Embedded Flexible Logic

- Reconfigure critical RTL
 - up-to-date protocols, encryption, filters, interfaces, ...
- Reconfigurable accelerators
- Create new architectures!

Highly Efficient Network Enables Embedded FPGA



~2x higher utilization of LUTs/mm²

Compatible with SoC metal stack

Integrate EFLX with I/O, Datapath &/or Processor

On your processor bus

3

Datapath

2

In your datapath

AXI Bus
(R/W Addr/Data Ch.)


AXI Slave (RTL)

Data
Addr.

8 Clocks

DFT

Power Control



RAM

GPIO

PHY

A/D

D/A

EFLX Array

1


Connect to RAM and I/O

2 3

Example: A 128-tap Programmable FIR

Reconfigure parts or all of RTL in EFLX

- Can reconfigure coefficients in EFLX
- EFLX DSP is only 3x larger than ASIC



Design	ASIC RTL mapped to ASIC gates	Same RTL in EFLX Logic LUTs	Optimized RTL in EFLX Logic LUTs	Optimized RTL in EFLX DSP LUTs
LUTs	-	31,775	9,839	0
DSPs	-	0	0	64
2.5K Cores (mm ²)	0.16mm ²	12 (14.28mm ²)	4 (4.76mm ²)	2 (2.38mm ²)
Effective area	0.16mm²	14.28mm²	4.65mm²	0.476mm²
Relative area	1	89	29	3