




# Reconfigure Your RTL with EFLX

*Join the SoC Revolution*

Cheng C. Wang and Dejan Marković

August 22-23, 2016






# Why Put an FPGA in Your SoC?


**EFLX = Embedded Flexible Logic**

- Reconfigure critical RTL
  - up-to-date protocols, encryption, filters, interfaces, ...
- Reconfigurable accelerators
- Create new architectures!

# Highly Efficient Network Enables Embedded FPGA




# Integrate EFLX with I/O, Datapath &/or Processor



# Example: A 128-tap Programmable FIR

## Reconfigure parts or all of RTL in EFLX

- Can reconfigure coefficients in EFLX
- EFLX DSP is only 3x larger than ASIC



Design	ASIC RTL mapped to ASIC gates	Same RTL in EFLX Logic LUTs	Optimized RTL in EFLX Logic LUTs	Optimized RTL in EFLX DSP LUTs
LUTs	-	31,775	9,839	0
DSPs	-	0	0	64
2.5K Cores (mm <sup>2</sup> )	0.16mm <sup>2</sup>	12 (14.28mm <sup>2</sup> )	4 (4.76mm <sup>2</sup> )	2 (2.38mm <sup>2</sup> )
<b>Effective area</b>	<b>0.16mm<sup>2</sup></b>	<b>14.28mm<sup>2</sup></b>	<b>4.65mm<sup>2</sup></b>	<b>0.476mm<sup>2</sup></b>
Relative area	1	89	29	3