



An Intelligent ADAS Processor with Real-Time Semi-Global Matching and Intention Prediction for 720p Stereo Vision

Kyuho J. Lee, Kyeongryeol Bong, Changhyeon Kim, and Hoi-Jun Yoo, Korea Advanced Institute of Science and Technology (KAIST)

Motivation and Requirements of Intelligent ADAS¹⁾



< Intention-Prediction for Selective Information >




- Several algorithms are executed simultaneously
- Must meet Real-time constraint ($> 30\text{fps}$)
- Global/Dense Stereo-vision is essential (SGM) is essentially required for high-accuracy depth map
- High resolution camera for high-accuracy detection ($> 720\text{p}$)
- Thermal-Design Power constraint due to absence of cooling fans ($< 4\text{W}$)

→ High-Performance & Energy-Efficient


1) ADAS: Advanced Driver Assistance System 2) ACC: Adaptive Cruise Control 3) AEB: Autonomous Emergency Braking 4) ICE: Intelligent Collision Evasion

→ Objects' Intention-Prediction




Algorithm-Hardware Mapping and Overall SoC Architecture

< ADAS Algorithm Flow >



< Overall ADAS SoC Architecture >




- Stereo Matching (SGM) for depth extraction
- Optical Flow for feature tracking
- Region-of-Interest generation to reduce computation
- 3D-world Mapping for ego-motion compensation & unit conversion
- Intention Prediction for behavior analysis

- Many SIMD/MIMD Core Architecture
- Different Parallelism
 - High Pixel-Parallel Processing
 - Moderate Pixel-/Task-Parallel Proc.
 - Complex Task-Parallel Processing



→ DRMP for 3-domain DVFS control
- ITS for workload-prediction & NoC BW Regulation
- CAFeR NoC^[1] for network congestion reduction

[1] K. Lee, ESSCIRC 2015, "Intelligent Task Scheduler with High Throughput NoC for Real-Time Mobile Object Recognition SoC"

Semi-Global Matching Processor





< Pipelined SGMP Architecture >





Intention Prediction Processor

< RNN-FIS for Intention Prediction >



Chip and ADAS Implementation Results

< Measurement & Evaluation Results >




< Chip Implementation and Spec. >

Process	65nm 1P8M Logic CMOS
Chip Size	4.0mm × 4.0mm
Supply Voltage	Nominal 1.2V DVFS 0.65–1.2V
Clock Frequency	Nominal 25MHz DVFS 50–250MHz
Power	Average 330mW Peak 582mW
Peak Performance	502 GOPS
Power Efficiency	862 GOPS/W
Area Efficiency	31.4 GOPS/mm ²

< Performance Comparison >

Function	This Work		
	Object Detection	Object Detection	Intention Prediction + Surveillance Record Trigger
Process	40nm	130nm	40nm
Area (mm ²)	45	25	106
Core Voltage (V)	1.1	1.2	1.1
Operating Frequency (MHz)	266	200	266
Power (mW)	749	260	3368
Performance (GOPs)	464	271	1900
Energy Efficiency (GOPs/W)	620	646	564
Area Efficiency (GOPs/mm ²)	10.3	10.8	17.9
Stereo Matching	Local + Sparse	X	N/A
Intelligence	X	X	O

< System Implementation >



[2] Y. Tanabe, ISSCC 2012, "A 464GOPs 620GOPs/W heterogeneous multi-core SoC for image-recognition applications"
 [3] J. Park, ISSCC 2013, "A 446GOPs/W multi-classifier many-core processor with cortex-like architecture for super-resolution recognition"
 [4] J. Tanabe, ISSCC 2015, "A 1.9TOPS and 564GOPs/W heterogeneous multicore SoC with color-based object classification accelerator for image-recognition applications"