High Performance DSP for Vision, Imaging and Neural Networks

Greg Efland, Sandip Parikh, Himanshu Sanghavi, Aamir Farooqui 2016 Hot Chips Flint Center for the Performing Arts, Cupertino, California August 21-23, 2016

cādence®

Vision Processors Emerging Applications



cādence

2

Vision Processors Opportunity

- Ever increasing demand for vision and image processing
 - Cameras everywhere
 - Dramatic complexity expansion of vision in cars, IoT, mobile, consumer
 - Emergence of compute-hungry neural networks
- Vision Processors are designed for the complex algorithms in computer vision and imaging
 - Programmable architectures for rapidly evolving and diverse applications
 - Memory architectures designed for vision and imaging application needs

cadence

- Power-efficient solutions for vision and imaging applications

Cadence Tensilica Vision Processors Evolution

Architecture evolved over 4 generations

- IVP32 (2013) ⇒ IVP-EP (2014) ⇒ Vision P5 (2015) ⇒ Vision P6 (2016)
- Member of large family of Cadence DSPs

Key characteristics

- -Wide SIMD processing: 512-bit width, 64-/32-/16-way processing
- Local memory based: multiple banks, multiple 512-bit load/store
- FLIX[™] instructions (VLIW): 5 slots, multiple formats, scalar / vector mix

cadence

Delivered as soft IP

- Customer extensible with new operations and interfaces
- Customer configured according to requirements

Real Time Vision with Cadence

Third-Party Imaging and Vision Applications

Automotive, mobile, surveillance, IOT, CNN

Cadence Development Platforms

Virtual Platforms, FPGA development systems, at-speed silicon

Vision Libraries and Application Examples OpenCV, OpenVx, CNN Framework

Unified Software Development Environment

One GUI for configuration, compilation, debug, modeling, RTOS

Vision P6: Fourth generation vision DSP Eastest DSP for vision – classic and CNN Custom Xtensa[™] 1B cores in imaging/video/vision

Xtensa[™] Foundation, Xtensa[™] Processor Generator

Hundreds of customers, thousands of designs, 5 billion cores

Cadence Tensilica Vision Processors Evolution

Vision P6

- Significantly improved performance on a wide range of imaging and vision applications compared to predecessors
- Performance improvements achieved through incremental increases in area and power while maintaining efficiency and software compatibility

Key areas of improvement

- Data type diversity
- Enhanced memory parallelism and data movement
- CNN enhancements



Tensilica Vision P6 DSP



cādence

Cadence Tensilica Vision Processors Evolution

Vision P6 status

- Sampled to early engagement customers
- General release October 2016





Data Type Diversity



9 © 2016 Cadence Design Systems, Inc. All rights reserved.

Data Type Diversity

Data type requirements vary by application

- A wide range of supported data types enables a wide range of applications
- Configurable data type support enables efficient targeted solutions

Vision P6 adds vector floating-point support

- Leverages existing resources - vector register files and load/store operations

cadence

- Incremental cost floating-point data paths
- Optional no cost for applications that don't require floating-point

Vision P6 computation data types

- Fixed-point: 8-/16-/32-bit
- Floating-point: single-/half-precision

Data Type Diversity Fixed-Point Data Types

Fixed-point

- Primary data type for many applications
- -8-bit, 16-bit most common computation types
- -8-bit increasingly important e.g. CNN network inference
- 32-bit for precision e.g. perspective warp mapping functions
- Multiple 8x8/8x16/16x16 MACs per SIMD way

Data Type	SIMD	MACs per Cycle
8-bit fixed-point	64-way	256 (8x8) / 128 (8x16)
16-bit fixed-point	32-way	64 (16x16)
32-bit fixed-point	16-way	16 (16x32) / 8 (32x32)

Data Type Diversity Floating-Point Data Types

Floating-point

- For dynamic range e.g. RANSAC
- Ease porting of applications from other platforms
- Support both scalar and N-way vector processing
- Single-precision and half-precision independently configurable

Data Type	SIMD	MADDs per Cycle
32-bit single precision	16-way	16
16-bit half precision	32-way	32

Enhanced Memory Parallelism and Data Movement





Gather-Scatter Opportunity

• A number of kernels access data in disparate memory locations





cādence

- Not simple fixed-stride accesses: data in arbitrary rows and/or columns
- Hard to efficiently vectorize using wide loads/stores since arbitrary movement of data across vector registers, particularly across rows, can be expensive
- If data is sparse, wide loads/stores also waste memory bandwidth and energy

Gather-Scatter Opportunity

- Vision P6 supports multiple banks per local data RAM
 - Up to 4 banks: multiple load/store operations and DMA transfers per cycle
 - Banks are 512 bits wide, interleaved on low-order address bits
 - Typically implemented using multiple narrow memories: up to 32 sub-banks



- Enable software to exploit independently addressable sub-banks
 - Incremental hardware increase leverages existing memory structure
 - Significant performance increase for a number of applications

SuperGather Hardware Operations

- Gathers: vector of addrs ⇒ vector register
 - Non-blocking operations stall on data use
 - Up to 4 outstanding gather operations in flight
- Scatters: vector register ⇒ vector of addrs
 - Posted operations
 - Up to 2 outstanding scatter operations in flight



cādence

- Up to 32 8/16-bit elements, 16 32-bit elements read / written per cycle
 - Reads and writes to different sub-banks performed in parallel
 - Multiple reads or writes to same sub-bank address combined into single access
 - Reads overlapped across different gathers; writes overlapped across different scatters

Gather-Scatter Programming Model

- Gather and scatter operations are invoked via C intrinsics
 - C compiler schedules all operations including gather and scatter
 - Loop unrolling, software pipelining handles gather and scatter
 - C type qualifier 'restrict' supported for gather and scatter base pointers
- Example: update N independent histograms in parallel (HoG)

- Placement of each histogram in a single sub-bank bounds conflicts

LOOP for vBins, vWeights in vInput: vOffsets = vBins * pitch + vBase vCounts = GATHER(base, vOffsets) SCATTER(vCounts + vWeights, base, vOffsets)

Gather-Scatter Performance

 Overall benchmark speedup relative to no gather-scatter
2X to 10X over various kernels



- Gather cycle count reduction due to overlap
 - 0.5X to 1X image warp cases



Vector Load/Store, Shuffle Operations and DMA

Efficient data reorganization to support computation

- Aligning load/store operations access vectors of arbitrary length and/or alignment in memory
- Shuffle operations perform arbitrary shuffles/routing of vector register data across SIMD lanes

Integrated DMA

- 1-D and 2-D transfers between local data RAM and external memory or within local data RAM
- Arbitrary alignment of source, destination
- Independent source and destination pitch
- Up to 64 outstanding external memory requests to deal with large system memory latencies



cādence

Enhanced Memory Parallelism and Data Movement Summary

- Memory parallelism and flexible data movement key to high performance across a wide range of application kernels
- Gather-scatter provides significant performance increase for modest incremental hardware increase by exploiting existing memory structure
- Memory bandwidth balanced with compute requirements

Туре	Peak Bandwidth	
Aligned / Unaligned Loads	2 x 64 bytes/cycle	
Aligned / Unaligned Stores	1 x 64 bytes/cycle	
Gathers	64 bytes/cycle	
Scatters	64 bytes/cycle	
DMA	64 bytes/cycle	



CNN Enhancements



21 © 2016 Cadence Design Systems, Inc. All rights reserved.

Neural Network Applications

- Neural networks need lots of compute – especially multiply-add
- Two key compute engine metrics:
 - Scaling to high total computeHigh multiply-add per watt
- Vision DSPs target emerging deployment opportunities
 - High total compute at good efficiency
 - Flexibility and programmability for related processing (e.g. ROI extraction) and evolving network structures





cādence[®]

3D-Filter Interpretation of CNN Layer





One 3D Filter per Layer "i" Output

Each filter has $L = H \cdot W \cdot D$ coefficients

There are N such filters

cādence[®]

CNN Enhancements Opportunity

- 3-D convolution: significant data reuse possible
 - Load bandwidth supports > 1 MAC per element
- Fixed-point types appropriate for computation
 - Moving to 8-bit types for inference
- Additional MACs enable significantly improved CNN kernel performance
 - Incremental hardware increase for additional MACs
 - -2X 4X peak MAC performance of Vision P5





cādence[®]

CNN Enhancements Operations

Paired 16x16, 8x16 and 8x8 MAC operations

scalar x vector: $acc[i] += c0 \times v0[i] + c1 \times v1[i]$ vector x vector: $acc[i] += v0[i] \times v1[i] + v2[i] \times v3[i]$

Quad 8x8 MAC operations

scalar x vector: $acc[i] += c0 \times v0[i] + c1 \times v1[i] + c2 \times v2[i] + c3 \times v3[i]$

- Variants support vectorizing in different dimensions
 - Different networks and layers within a given network often need different approaches for best performance





CNN Performance

3-D convolution kernel

-Input: 14x14x64 (8-bit); conv: 5x5x64, stride 1; output: 10x10x64 (8-bit)

	Multiplier Utilization	Relative Performance
Vision P5	95%	1.0
Vision P6	80%	3.3

Alexnet layer 1 convolution

-Input: 227x227x3 (8-bit); conv: 11x11x3, stride 4; output: 55x55x96 (8-bit)

	Multiplier Utilization
Vision P6	57%





Vision P6 Demo



Traffic Sign Recognition: CNN





People Detection and Face Detection

People detection: An example of computer vision histogram of oriented gradient algorithm

- 64x128 detection window, 1.2 scale factor, L1 Histogram normalization
- Market: Automotive, drone, and robot

Applications: Collision avoidance, object detection, passenger detection

• Market: Surveillance

Applications: People counting, people detection/tracking

Face detection: An example of computer vision OpenCV, Haar cascade algorithm

- Full Detection every frame
- 22 levels
- Market: Mobile, automotive, wearable, tablets

Applications: Selective auto exposure, white balance, focus, face tracking, face authentication



cādence®

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective holders.