# The future of graphic and mobile memory for new applications

August 21<sup>st</sup>, 2016 | JIN KIM | Samsung Electronics



#### Disclaimer

This presentation is intended to provide information concerning memory industry. We do our best to make sure that information presented is accurate and fully up-to-date. However, the presentation may be subject to technical inaccuracies, information that is not up-to-date or typographical errors. As a consequence, Samsung does not in any way guarantee the accuracy or completeness of information provided on this presentation. Samsung reserves the right to make improvements, corrections and/or changes to this presentation at any time.

The information in this presentation or accompanying oral statements may include forward-looking statements. These forward-looking statements include all matters that are not historical facts, statements regarding the Samsung Electronics' intentions, beliefs or current expectations concerning, among other things, market prospects, growth, strategies, and the industry in which Samsung operates. By their nature, forward-looking statements involve risks and uncertainties, because they relate to events and depend on circumstances that may or may not occur in the future. Samsung cautions you that forward looking statements are not guarantees of future performance and that the actual developments of Samsung, the market, or industry in which Samsung operates may differ materially from those made or suggested by the forward-looking statements contained in this presentation or in the accompanying oral statements. In addition, even if the information contained herein or the oral statements are shown to be accurate, those developments may not be indicative developments in future periods.



#### Contents

- Memory technology trend
- High speed graphic technology ( >10Gbps)
- Low power mobile technology ( >20%)
- Conclusion



# Memory technology trend







# Memory is at the core of new applications



Source: Samsung



#### **Memory-centric system evolution**

• Extreme B/W, performance/power, data processing, cost effective solutions





# Memory technology trend

- GDDR6 with over 14Gbps, beyond 10Gbps GDDR5
- LP5, 20% more power-efficient than LP4X



7/24



# **High Bandwidth Memory: HBM**





# **Processing In Memory: PIM**

• Fill the performance gap and deliver energy-efficient solutions





# High speed graphic technology ( >10Gbps)

- Graphic application requirement
- Asymmetric System, Crosstalk, EQ tuning
- GDDR6, Low cost HBM, PIM





## High speed memory requirement

- For 4K real infographic virtual reality, 13.2GB, 1TB/s memory needed
- For 4K 3D mixed reality, +3.5GB, 151GB/s memory needed





11/24

Poly count, fps, # of texture per fragment, cache hit rate, tri-linear filtered, **SAMSUNG** # of virtual light source, Reflection/refraction ratio, ray bounce depth

# Asymmetric system for higher data rate

- Focus on the respectively dedicated features to maximize data rate
  - Smart GPU : Training (Per-bit Timing/EQ) for minimizing static offset/noise
  - Noise immune DRAM : minimizing dynamic noise (Jitter, ISI/x-talk, clock duty/skew)





### X-talk reduction for Board/PKG design

- Small X-talk Package : reduction of X-talk with better return path
- Crosstalk Reduction with coding : 3B4B, 8B9B



Source: Samsung





## **DFE for return-loss reduction on system**

- Single ended signaling requires noise immune equalizer
  - DFE\* is more suitable than CTLE\*\*





#### **GDDR6 ideas**

- High Speed Signaling, 14Gbps ~ 16Gbps, 1.35V
  - Low jitter clocking with WCK/byte, Per-bit RX/TX equalizer training, X-talk reduction
  - 2 channel with BL16, same Clock/ADD freq., twice of WCK/DQ freq.



CHIPS

#### Low cost HBM for consumer segment

- ~ 200GBps with smaller # of TSV compared to HBM2
  - Cost competitiveness ; remove buffer die, reduce # of TSV, organic interposer, etc..
  - Need inputs from Client segment for specific features





# PIM, Deep Learning in DRAM

- Parallel processing in buffer to reduce extreme-bandwidth
  - convolution, subsampling, matrix calculation
- Collaborate with accelerator for performance/cost



17/24



# Low power mobile technology ( >20%)

- Motivation for low power mobile
- LP4X / LP5
- PIM



## **Motivation for low power mobile**

- PC-level graphic performance and mobile power budget
- Power is continuously increasing with limited thermal budget





#### Lower power solution, LP4X

- LP4X : 4266Mbps, VDDQ/VDD = 0.6V/1.1V
  - IO power reduction with 0.6V VDDQ, Good example of small change but big gain



•Conditions : IDD4R(VDDQ+VDD2) Spec Value / 50% Data change each burst transfer / Included process node contribution

Source: Samsung



#### LP5 target & ideas

- LP5 : 6400Mbps, VDDQ/VDD < 0.6V/1.1V
  - Extremely high band-width(~6.4Gbps) and smart power reduction(~20%)



Source: Samsung



#### **PIM**, Lower power processing

- Memory off-loading for reduced power consumption
  - Reduce the unnecessary data transfer and frame rate control
- Collaborate with SoC/AP for performance/power
  - PoC with special memory for post/pre-processing













### Conclusion

- Memory requirements have become more strict in time with respect to performance, power, and cost
- Keeps innovating technology to correspond to those requirements
  - Make efforts to extend the value of traditional memory
  - Figure out innovative memory solution
- Close collaboration with partners is essential for delivering the right memory solution.



# **Thank You!**

