Memory as We Approach a New Horizon

Hot Chips 2016 Memory Tutorial J. Thomas Pawlowski, Chief Technologist, Fellow

©2016 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including regarding their features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.



Outline

- Micron Overview
- Memory technology scaling
- DRAM then and now
- Seeking high bandwidth
- Persistent memory
- The future: additional classes of bits



Micron by the Numbers

37 Years strong in

20 Countries with 13 Manufacturing and R&D sites,

30,000+ Team Members and


Net Sales in 2015 of

\$16,100,000,000



Micron's Comprehensive Memory Portfolio

OFFERING THE BROADEST AND MOST ADVANCED SOLUTIONS - INDUSTRY STANDARD AND DIFFERENTIATED




4 © 2016 Micron Technology, Inc.

August 16, 2016



Unprecedented Data Growth Driving System Evolution




DRAM Scaling Continues with Increasing Complexity

- Large increase in number of process steps to enable shrink
- Conversion Capital Expenditure scales with number of steps
- Significant reduction in wafer output per existing cleanroom area










3D NAND versus Planar NAND Scaling




Planar NAND scaling

- Planar can be scaled below 16nm, but performance and cost are not competitive with 3D NAND
- Micron focused 100% on 3D NAND after 16nm

3D NAND scaling

- 3D NAND cost/capacity improvement over planar expands with subsequent nodes
- 3D NAND cell architecture enables significant performance improvement relative to planar technology

Technology Capability (not a roadmap)





DRAM Then and Now

- Traditional high volume DRAM, mainly module form 64b combined data bus
 - ~doubling bandwidth with each architecture, mainstream ranges:
 - FPM 177MB/s EDO 266MB/s SDR 533-1066MB/s 3.3V 1n DDR 1600-3200MB/s 2.5V 2n
 - DDR2 3.2-6.4GB/s 1.8V 4n DDR3 6.4-16.8GB/s 1.5-1.35V 8n DDR4 12.8-25.6GB/s 1.2V 8n
- Low power DRAMs, mainly 1-2/mobile appliance, 16 or 32b device width: *
 - LPSDR 533-667MB/s LPDDR 800-1067MB/s 1.8V 2n LPDDR2 3.2-4.3GB/s 1.2V 4n
 - LPDDR3 6.4-8.5GB/s 1.2V 8n LPDDR4 12.8-17.1GB/s 1.1V 16n
- Graphics DRAMs, similar progression, most recent is GDDR5 family, 32b wide
 - Low end of 12.8GB/s 8n, High end of 56GB/s 8n/16n GDDR5X single chip
- FPM fast page mode, EDO extended data out, S single, D double, DR data rate, _n prefetch * Bandwidths shown for single 32b device



High Performance DRAM Comparison

-			-		
Туре	DDR3/DDR3L	DDR4	LPDDR4	GDDR5N	RL3
Die Density	Up to 16Gb	Up to 16Gb	Up to 32Gb	Up to 8Gb	Up to 1Gb
Prefetch Size	8n	8n	16n	8n	2n
Core Voltage (Vdd)	1.5V/1.35V	1.2V	1.10	1.35V	1.35V
I/O Voltage	Same as VDD	Same as VDD	Same as VDD	Same as VDD	1.2V
Max Clock Frequency	1066MHz	1600MHz	2133MHz	1250MHz	1200MHz
Max Data Rate	DDR2100	DDR3200	DDR4267	DDR5000	DDR2400
Burst Length	BC4, 8	BC4, 8	16, 32	8	2,4,8
Device Width (I/O)	x4, x8, x16	x4, x8, x16	2Ch x16	x16,x32	x18, x36
Internal Banks	8	16 (x4/x8), 8 (x16)	8/Ch	16	16
Bank Groups	N/A	4 (x4/x8), 2 (x16)	N/A	4	N/A
On Die Temperature	Optional/RS	Yes	Yes	Yes	N/A
Sensor					
Row Cycle Time (tRC)	43 to 52ns	45 to 50ns	60 to 63ns	40 to 44ns	6.67 to 8ns
Bank Address Delays	5.0–10ns/	2.5-7.5ns/	10ns/	4ns/	NA
(tRRD/tFAW)*	25–40ns	10-35ns	40ns	16ns	
Bus Turn Delay (tWTR)*	7.5ns	2.5 to 11.25ns	10ns	5.1 to 5.6ns	0.83 to 1.07ns
Refresh Penalty (tRFC)	110-350ns	160-350ns	130-180 (all bank)	65 110pc	N/A
			60-90 (per bank)	65-110ns	
	Server Inspired		Mobile Inspired	Networking Inspired	

*Minimum associated clock cycles may also apply



Very High Bandwidth Options


- Micron pioneered TSV-based DRAM, 2011 introduction of HMC gen1
- HMC gen2 in production, stack bandwidth tuned to SerDes technology
 - Hybrid Memory Cube: multiple layers of DRAM attached using TSV onto foundry process high performance logic layer, <u>Processing At Memory</u> Atomic operations
 - Complete high reliability module
- HBM2, JEDEC, 2Gb/s 1024b = 256GB/s peak (4 DRAMs, 1 redistribution die)
 - Means provided for some management of yield and errors but not comparable to HMC
 - Very complex manufacturing engagements
- GDDR5X, JEDEC, 14Gb/s 32b, for 4 die 224GB/s in only 128 data bits
 - Generally most economical way to achieve highest bandwidth/system

TSV – Through Silicon Via



HMC – Abstracted Memory Management

"Vaults" Versus Arrays



Increased Bandwidth

- 16 vaults correspond to 16 independent memory channels
- Internal memory bandwidth matches external link capability
- Host interface can send/receive continuous requests (gapless)

Increased Quality and Reliability

• Self test, error detection, correction, and repair within vaults controlled by Logic Base


Logic Base Controls Memory Functions

Reduced Memory Complexity

- DRAM controlled by HMC logic base, not host controller
- Host memory operations are simplified to requests and responses

Increased Performance

- Internal memory bandwidth matches external link capability
- Host interface can send/receive continuous requests (gapless)






HMC – Reliability and Utility

- Extraordinary Reliability, Availability and Serviceability (RAS) Features
- Scrubbing, Correction of soft errors, In-Field Repair of hard errors
- Error and Warning reporting through in-band or side-band options
- Strong link CRC protection and retry mechanism
 - Much higher correctness certainty than JEDEC adopted CRCs
- Packet integrity checked before operations
- Internal signals between logic layer and DRAM also protected
- Atomic operations for application acceleration
 - Observed 2-4x additional speedup beyond performance improvement from bandwidth
- Scale-out capability: device chaining, networks of HMCs, etc.




Memory / Storage Technology Hierarchy




Persistent Memory & NVDIMM

- NVDIMM the persistent memory solution available <u>TODAY</u>
- Micron's NVDIMM delivers DRAM read and write performance with the persistence and reliability of NAND
- Combines NAND Flash, DRAM, and a power source into a memory subsystem
- Backs up DRAM data if power is interrupted



Developing New Markets



Trademarked software named to identify primary segment applications. Their use does not represent an endorsement of Micron or Micron NVDIMM products.



Case Studies: Real-World Results

Early block-mode results

Hewlett Packard Enterprise


- 2X+ faster database logging performance for Microsoft[®] SQL Server
- Up to 4X + faster SQL cluster replications when moving the log from NAND flash to HPE NVDIMMs4
- 2X+ faster transaction rates in Linux[®] applications when using HPE NVDIMMs
- Up to 63% faster exchange speeds

Source: <u>HPE public data sheets</u> and media interviews. HPE lab testing on a DL380 Gen9 Server with E5 2600 v4 processor and 8 GB HPE NVDIMM.

MongoDB



6-9X latency improvement



Source: <u>Plexistor public case study</u>. Dual socket XEON E5-2650v3, enterprise SATA SSD, 64GB DDR4 DIMM vs. 64GB DDR4 NVDIMM-N



Future Mainstream Memory

Future graphics and low power DRAM architectures in work

- DDR5 for ~2018 samples, ~2019 production, details subject to change
 - 8-32Gb capacity, 3.2-6.4Gbps IO, 1.1V, 16n prefetch, 16-32 banks in 8 groups
 - Basically 2x bandwidth of DDR4, some innovations at module level too
- All good, but...
- Most interesting is the new class of memory from Micron / Intel



A TIMELINE OF MEMORY CLASS INTRODUCTIONS

1966

DRAM

1961

SRAM

1956

PROM

1947

Ram

EPROM


1971 Memory


Zustenne d

1989 NAND Flash Memory 2015 3D XPoint[™] Memory

IT'S BEEN DECADES SINCE THE LAST MAINSTREAM MEMORY

Nonvolatile Memories in Server Architectures






- 3D XPoint[™] technology provides the benefit in the middle
- It is considerably faster than NAND Flash
- Performance can be realized on PCIe or DDR buses
- Lower cost per bit than DRAM while being considerably more dense




New Persistent Memory: 3D XPoint[™] Technology

Value Proposition

- DRAM-like performance with higher density and lower standby energy
- Non-volatility with fraction of DRAM cost/bit
- Ideal for large memory systems such as in-memory-database/in-memory-compute/analytics






3D XPoint[™] Memory Wafer



Near-term System Concept





Summary

- All memory continues to scale, increasingly difficult and complex
- New DRAM architectures in work across all major application areas
- Numerous very high bandwidth options with GDDR5X as highest BW/\$
- HMC delivers unique advantages for ultra-high bandwidth applications
- Emergence of Persistent Memory, first as DRAM+NAND NVDIMM
 - Evolving, enabling new and better products
- 2016 production of first new memory technology in decades: 3D XPoint™ Memory
- The future: blending the many existing and new memory types
 - Overall cost and performance tuned to the application



