

Low Power Fixed-Latency DSP Accelerator with Autonomous Minimum Energy Tracking (AMET)

Chung-Hsun Huang^{1,3}, Wei-Jen Chen^{1,3}, Keng-Jui Chang^{1,3}, Yi-Hsun Ting^{2,3}, Keng-Chang Hsu^{1,3}, Yu-Fu Pan^{1,3}, Chao-Chun Chen^{1,3}, Yuan-Hua Chu⁴, Tay-Jyi Lin^{2,3}, and Jinn-Shyan Wang^{1,3}

¹Department of Electrical Engineering, National Chung Cheng University (CCU), Taiwan,

²Department of Computer Science and Information Engineering, CCU, Taiwan,



³SoC/AIM-HI Centers, CCU, Taiwan

⁴Information and Communications Research Laboratories (ICL), Industrial Technology Research Institute (ITRI), Taiwan




工業技術研究院
Industrial Technology
Research Institute




Autonomous Minimum Energy Tracking (AMET)



Fixed-latency DSP Accelerator with AMET



Chip Implementation




- TSMC 65nm LP
- Core size: 0.186mm²
- Frequency: 50MHz
- $VDDH = 0.8V$,
Regulated $VDDL = 0.65V$

Average energy

- 0L4H mode: 5.53pJ
- 3L1H mode: 3.89pJ


29.8%, 30.8%, and 29.0% energy savings were achieved for 3 measured chips

Intelligent Voltage Generation (IVG)




- Single-controller multiple-output
- Reverse-current-free
- IVG module: As a digitally controlled resistor to provide external $VDDH$ or regulated $VDDL$
- Current balancing array: Redistribute load current to more demanding DSP accelerator partitions


Load Transient & Voltage Regulation



Load Regulation



Line Regulation



References

- [1] S. Das, et al., 2006 IEEE JSSC, v.41, n.4, pp.792-804.
- [2] D. Blaauw, et al., Proc. IEEE ISSCC, pp.400-401, 2008.
- [3] M. Fojtik, et al., Proc. IEEE ISSCC, pp.488-489, 2012.
- [4] K. A. Bowman, et al., 2009 IEEE JSSC, v.44, n.1, pp.49-63.
- [5] J.-S. Wang, et al., Proc. VLSIC, pp.254-255, 2013.

