Power Constraints: From Sensors to Servers

Mike Muller CTO



1983 The Rise of the PC and ARM Technology





Vinyl





Compass





Paper







Osborne



ARM Design Philosophy



ARM Processors are:-

- Small in size
- Low cost
- Suitable as macrocells
- Efficient
 - low power consumption

ARM —

- low heat generation

1992 HC04

1:45 – 3:15 Session 3: Low Cost Processors

Session Chair: John Mashey, Silicon Graphics

- Highly Integrated SPARC Processor Implementation
 S. Joshi, Sun Microsystems
- The LR33020 GraphX Processor: A Single Chip MIPS-RISC Based X Terminal Controller
 - S. Desai, LSI Logic Corporation
- The ARM600 Processor and FPA M. Muller, Advanced RISC Machines Ltd.

3:15 – 3:45 Break

3:45 - 5:15 Session 4: Low Power Systems

Session Chair: Dave Ditzel, Sun Microsystems

- A VLSI Chip Set for Personal Communications System R. Scavuzzo, AT&T Bell Labs
- SPARC90 Chipset on a Chip J. Pendleton, Sun Microsystems

Cold Chip Design Techniques R. Broderson, A. Chandrakasan and S. Sheng, UC Berkeley



1993 The Tipping Point





2003 Unplugged









2004

2013 Mobile Computing











and Bottom Left







ARM



Source: ITRS 2008 & ARM

Dark Silice	on Sour	ce – ITRS 200)8	
Node	45nm	22nm	11nm	28nm
Year	2008	2014	2020	2014
Area	1	x4	x16	
Peak freq	1	1.6	2.4	1
Power				1
@ 45nm freq @ peak freg	1	0.6 1	0.3 0.6	1
				1
Exploitable Si (equivalent power)		24%	10%	
19 Partner meeting	CONFIDENTIAL	The Architecture for the Digital	World® ARM ®	_



Source: ITRS 2008 & ARM

ARM[®]

It's Still All About the Power



This Years Favorite Product



Heterogeneous Computing





╋

ARM

DSP

Bottom Left



Heterogeneous Computing Performance Drivers

Mobile Image Processing

- Expression detection
- Scene component aggregation
- Blemish reduction
- Should not interfere with GUI
- 2020: 100GOp/s @ IW



Advanced Driver Assistance

- Collision avoidance
- Driver Assistance
- Enhanced Perception
- Driver monitoring

2020: 40GOp/s @ IW, ASIL-D



High Performance Computing

- Simulating atoms
- Predicting atmosphere
- Scalability
- Programmability
- 2020: One Exaflop @ 20MW



What's Good About GPU style uArchitectures for Efficiency



- Relaxed single-threaded performance
 - No dynamic scheduling
 - No branch prediction
 - No register renaming, no result forwarding
 - Longer pipelines
 - Lower clock frequencies
- Multi-threading to obtain performance
 - Tolerate long latencies to memory
- Increasing the ALU/control ratio
 - Short-vectors exposed to programmers
 - SIMT based execution

But hard to optimize using GPU programing languages

Top 500 Historical Data





Heterogeneous Compute

Homogeneous Architecture



- C++ and OpenMP programming in the same language as the CPU
- Same binary, process, ABI, instruction set, mature familiar tools and ecosystem
- Not necessary to restructure the program for asynchronous execution
 - Very low latency offload
- Not necessary to restructure program to mark up memory



Performance vs Effort

- We've implemented SGEMM, a matrix-matrix multiplication benchmark, in various ways, to investigate the tradeoff between programmer effort and performance payoff
 - I core 500 MHz SIMT CPU vs I GHz Cortex-A15-like CPU

SGEMM version	Speedup	Effort
ARM in C	lx	Low



Extending big.LITTLE MP for Thermal Management

Intelligietio Palvere Alhada Ciont (UPA)





Time (s)



It's Still All About Heterogeneous Systems



Aging/Wearout in Mobile Systems?

- Aging normal associated with high performance systems
- Degradation due to Bias Temperature Instability (BTI) aging is relevant for DVFS systems
 - High voltage and performance mode causes Vt increase over lifetime
 - Timing is critically affected in low voltage mode
- Workload based aging analysis flow
 - Mid-size ARM CPU: ~100K instances, ~10K flip-flops
 - 28nm library,Vdd = 0.9V, Temp = 105 oC, Lifetime = 3 years
 - Workloads: mp3, web-browse, 3D render, Dhrystone, Video H264
- Timing degradation from ~2.3% (mp3) to ~9% (Video H264)





Is it Safe?

- Memory no longer dominant FIT contributor
 - ECC with physical interleaving reduces the FIT rate to ~0
 - Physical interleaving: multi cell error → single bit error
 - Temporal scrubbing to correct single bit errors
- Unprotected logic now dominates SoC FIT rate
 - No "cheap" way to protect spatially distributed bits



Is it Safe?



ARM[®]

Is it Safe?

Protecting every flip-flop incurs significant area, performance and power penalty



It's All About the Memory Efficiency



CONFIDENTIAL

- Engaging the Ecosystem
 - Wendy Elsasser @ ARM chairing Future Memory JEDEC Task Group
 - Continued participation in HMCC
- 2018 post DDR4/LPDDR4
 - Focus on useable bandwidth
 - Abstracted packet interface
- SoC targets

Mobile	>60GB/s	~I.5W
Server	>150GB/s	~10W
Networking	>300GB/s	~I5W



It's Still All About the Memory



Top Right





and Bottom Left



Scalable Area, Performance and Battery Life

Mobile Implementation

High-end Wearable

Cortex-A7 MP2 I.2 GHz, 2.25 mm²

Cortex- A7 MP2 500 MHz, I.I mm²





Scalable Area, Performance and Battery Life





Scalable Area, Performance and Battery Life

Optimized Wearable

Cortex-A7 UP 500MHz, 0.36 mm²



Cortex-M0 40MHz, 0. 05mm²





Bottom Left Efficiency

Applications Cortex-A5 System 250MHz

Comms Cortex-M0 System 40MHz

Sensor Hub Cortex-M0+ System IMHz – 20kHz





Bottom Left Efficiency I.2V to 0.2V AM

12 Power Domains

Test Logic	2kB Boot ROM
Debug Interface	16kB 6T SRAM 1.2V
Serial Interface	4kB 10T SRAM LV
Host Interface	4kB 10T SRAM LV
RTC	Bus Fabric
128bit AES H/W	Cortex-M0+

Sensor Hub Cortex-M0+ System IMHz – 20kHz 65nm 1.2V to 0.2V On Chip Regulators Direct Battery operation





Bottom Left Efficiency Implementation Matters

12 Power Domains

Sensor Hub Cortex-M0+ System IMHz – 20kHz I.2V to 0.2VOn Chip RegulatorsDirect Battery operation



- SRAM contribution to system standby/retention power is >80%
- Level Shifters must be optimized for range & reduced variability
- Power gate voltage drop significantly impacts frequency and leakage
- EDA tools assume RC dominates but at low voltage gate-delay dominates



Bottom Left Efficiency 1000 x Power

- Minimum Power Point
 - 200mV @ 20 kHz
 - I/6000 x power
 - I/3000 x frequency
 - Energy Scavenging
- Minimum Energy Point
 - 400mV @ IMHz
 - I/I000 x energy
 - I/I00 x frequency



- Circuits can be made to work but the system level leakage needs great care
 - 200mV Min Voltage useful for power limited energy harvesters
 - 400mV Min Energy best for energy limited batteries
 - 600mV Near Threshold half the energy savings but much lower complexity & risk



Great, but what can you do with it?



It's still all about the power

It's still all about heterogeneous solutions

It's still all about the memory

In the future the cloud drives device requirements

