# A Scalable 3D Heterogeneous Multi-Core Processor with Inductive-Coupling ThruChip Interface

Noriyuki Miura<sup>1</sup>, Yusuke Koizumi<sup>1</sup>, Eiichi Sasaki<sup>1</sup>, Yasuhiro Take<sup>1</sup>, Hiroki Matsutani<sup>1</sup>, Tadahiro Kuroda<sup>1</sup>, Hideharu Amano<sup>1</sup>, Ryuichi Sakamoto<sup>2</sup>, Mitaro Namiki<sup>2</sup>, Kimiyoshi Usami<sup>3</sup>, Masaaki Kondo<sup>4</sup>, Hiroshi Nakamura<sup>5</sup> <sup>1</sup>Keio Univ., <sup>2</sup>Tokyo Univ. of Agri. And Tech., <sup>3</sup>Shibaura Institute of Technology, <sup>4</sup>University of Electro-Communications, <sup>5</sup>University of Tokyo

## Introduction

Recent battery driven IT devices including smart phone and tablets require versatile functions and high performance with low energy consumption. On the other hand, the initial cost of LSI for design and mask development has increased rapidly, and development of an SoC (System-on-a Chip) for each product has become difficult. Although flexible reconfigurable architectures can be a solution, the performance scalability is also necessary to cope with the wide performance range of products. As a solution, heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect is proposed. This system consists of a MIPS-R3000 compatible embedded CPU and reconfigurable accelerators. Since chips are connected with wireless inductive coupling channels, the number and types of accelerators can be tailored easily depending on the requirement of the product.

Cube: a scalable 3D heterogeneous multi-core processer with inductive-coupling thruchip interface

**3D** Interconnect

**Geyser Core** 





#### <u>Achievement</u>

✓ A Cube with 3-chips is available.



#### **Demonstration**

 $\checkmark$  2 types of image processing on 2-stacked Cube and electric current of each chip will be demonstrated. The effect of power gating is also shown.





### Reference

[1] Y. Koizumi, et al, "CMA-Cube: a scalable reconfigurable accelerator with 3-D wireless inductive coupling interconnect", In Proceedings of FPL, Aug. 2012. [2] D. Ikebuchi, et al., "Geyser-1: A MIPS R3000 CPU core with Fine Grain Runtime Power Gating", In Proceedings of ASSCC, Nov 2009, pp. 281–284. [3] N. Ozaki, et al, "Cool Mega Arrays: Ultralow-Power Reconfigurable Accelerator Chips", *Micro.IEEE*, vol. 31, no. 6, pp. 6–18, Nov-Dec 2011.