



XILINX

ALL PROGRAMMABLE™

Optical Backplanes with 3D Integrated Photonics?

**Ephrem Wu
Sr. Director, Xilinx
Hot Chips 24, August 2012**


Overview

1 Electrical vs. Optical Backplanes

2 Optical vs. Optical Backplanes

3 Chip Stacking: a Means to an End


100Gbps-m Electrical-to-Optical Crossover



•Data points from author. Dotted line from Krishnamoorthy, *et al.*, "Progress in Low-Power Switched Optical Interconnects," *IEEE J. Selected Topics in Quantum Electronics*, vol. 17, no. 2, 2011.
•1Gbps over 4 copper wire pairs bidirectionally, effectively 0.5Gbps for each wire pair over a maximum distance of 100m (1000GBASE-T spec limit)
•Dong Kam, *et al.*, "Is 25Gb/s On-Board Signaling Viable?", *IEEE Trans. Adv. Packaging*, vol. 32, no. 2, pp 328-344, May 2009.

100Gbps-m Electrical-to-Optical Crossover

This crossover is not theoretical.
It represents 30 years of commercial decisions.




•Data points from author. Dotted line from Krishnamoorthy, *et al.*, "Progress in Low-Power Switched Optical Interconnects," *IEEE J. Selected Topics in Quantum Electronics*, vol. 17, no. 2, 2011.


•1Gbps over 4 copper wire pairs bidirectionally, effectively 0.5Gbps for each wire pair over a maximum distance of 100m (1000GBASE-T spec limit)

•Dong Kam, *et al.*, "Is 25Gb/s On-Board Signaling Viable?", *IEEE Trans. Adv. Packaging*, vol. 32, no. 2, pp 328-344, May 2009.


The Industry Has Managed to Double Backplane Line Rates Every Two Nodes




The Industry Has Managed to Double Backplane Line Rates Every Two Nodes



The Industry Has Managed to Double Backplane Line Rates Every Two Nodes




The Industry Has Managed to Double Backplane Line Rates Every Two Nodes




Electrical vs. Optical Backplanes


Electrical Backplane




Electrical vs. Optical Backplanes




Electrical vs. Optical Backplanes



Electrical vs. Optical Backplanes




Optical vs. Optical Backplanes (MMF vs. SMF) *VCSELs: the Incumbent at 10 Gb/s*



Optical vs. Optical Backplanes

Challengers at 25 Gb/s





Optical vs. Optical Backplanes

Options in Stacked Photonics

VCSELs: Laser is Thermal Bottleneck
70°C 850nm MMF to 90°C 1550nm SMF?

Off-Package Optical Power Supply
Evict thermal bottleneck (laser) from package.




Which technology will scale better?


Stacking Photonics

Who faces up and who faces down?

- Photonics up for fiber attach
- Electronics down and with optical vias (holes)




- Photonics down for PWB
- Electronics down
- Si interposer with holes





Integrated-Photonics Interface Standards


Example Today:
CEI-28G-VSR



Common
electrical inter-IC
signaling
standard



What Happens Outside the Chip Matters



Link loss at connectors: Distance-Cost Trade-offs

Opto-Electronics Supply Chain Needed

Xilinx Stacked-Silicon Supply Chain

FPGA, Interposer, & Package Design



28nm FPGA & Interposer



Package Substrate



μ Bump, Die separation
CoC/CoWoS, & Assembly



Final Test of Packaged Part




Opto-Electronics Design

[Names Here]

Opto-Electronics OSAT

[Names Here]



Summary

1 **Electrical vs. Optical Backplanes**

Mainstream backplanes to reach crossover near end of decade

2 **Optical vs. Optical Backplanes**

Choice of VCSELs, InP, and Si Photonics impacts costs & scalability

3 **Chip-stacking is just a means to an end**

Electrical-to-optical migration: focus on systems and supply chain