

DIE STACKING AND THE SYSTEM

August 27th, 2012




DIE STACKING IS SUFFERING THE DISRUPTIVE TECHNOLOGY CHALLENGE

Die stacking seems expensive and risky but the industry needs it


Competing technology evolution seems cheaper, less risky, and good enough but will always be more area, more power, and less performance




SYSTEM TRENDS IN THE INDUSTRY



Source: Wikipedia



Source: uh.edu



Source: microsoft.com



Source: ibm.com



Source: laptopsarena.com



Source: applefriend.com

40's

60's

80's

90's


Now

Increasing Performance Density

- The industry is driving performance density
- Improvements in performance density are driving new form factors
- New form factors enable new usage models
- Without new usage models the industry stagnates




MOORE'S LAW ENABLES SI INTEGRATION DRIVING NEW FORM FACTORS



THE OBVIOUS ADVANTAGE OF INTEGRATION


- Communication is overhead costing power, latency, and footprint



- Interface power is proportional to bandwidth and the link RCs
- And... BW is limited by the off die interface which doesn't scale fast
- But... off die BW demand increases with transistor density


SI INTEGRATION IS RUNNING OUT OF GAS!

- Moore's Law will continue but there is a limitation
 - All similar technology components have been integrated such as Cache, FPU, Multi-Media, NB, GPU, SB, etc...
 - Only disparate technologies such as DRAM, SSD, IVR are left



SI INTEGRATION IS RUNNING OUT OF GAS!

- Moore's Law will continue but there is a problem
 - Process scaling is going to stop supporting diverse functionalities on a single die such as fast logic, low power logic, analog, and cache
 - The single die will want to break into specialized components to maximize the value of new and existing process nodes




TWO TYPES OF DIE STACKING

- Very similar technologies that **reduce metal interconnect** and **improve proximity of disparate technologies** allowing new levels of integration and process specialization




VERTICAL STACKING (3D)




INTERPOSER STACKING (2.5D)

DIE STACKING MOTIVATION (MEMORY INTEGRATION)




- System power is fixed in all platforms
- Compute performance in all platforms is proportional to memory BW
- Memory BW power increases with demand

IMPROVING BW/WATT WITH DIE STACKING





- Die stacking helps improve the proximity of the DRAM to Compute
- Dense and fine pitch interconnect enables simple low power interfaces as well as fine grain power control of the DRAM

DIE STACKING MOTIVATION (MEMORY INTEGRATION)



- Dramatically improved memory BW/W rolls back the impact of recent memory system power growth and can help provide years of future scaling



DIE STACKING MOTIVATION (LARGE DIE YIELD IS GETTING WORSE)



- Process complexity is increasing and yield is dropping as mask count increases
- Large die sizes will continue to have yield challenges




DIE STACKING MOTIVATION (PROCESS COMPLEXITY IS DRIVEN BY DIVERSITY)



- Thick oxide gates are useful for high performance high efficiency IO devices
- Separating functionalities such as Analog reduces node complexity



INTERPOSER WILL BE THE SOC WITH MULTIPLE 3D COMPONENTS



- Focus process node development on specific application functionalities
 - Reduce complexity and mask layer count
 - Reduce process node TTM
 - Reduce wafer runtime
 - Reduce wafer start cost

- Yield improves
- Functionalities scale at their own pace
- IP sharing includes test, reliability, and yield learning
- Improve performance, power, area, and cost of each functionality


DIE STACKING IS A DEATH BY 1000 CUTS

- **Resources:** Internal and external limitations
- **Business:** New business partners, new business models, new capital investments, no history for forecasting
- **Product:** Design utilization, CAD infrastructure, Define requirements, Mitigate high risk
- **Test:** Wafer probe, KGD, Manufacturing thermal heads, Impact of gimbaling, component test & repair
- **Assembly manufacturing:** Big die challenges, Thin wafer handling, Die to die bonding thermal compression or reflow, Assembly order, New μ bump technologies, EM, ESD, Underfill
- **Wafer Manufacturing:** TSVs, Carrier attach/detach, Thinning, μ bump
- **Platform:** System characterization changes with integration
- **Packaging:** Large and new materials to reduce warpage
- **Thermals:** System solutions, Package solutions, Materials selection
- **Reliability:** How is reliability proven with multiple vendor components with different requirements?
- **Quality:** How is quality distributed among partners? Who does burn in?
- **Yield & Cost:** Require time for maturity

**No single challenge is an issue but there are many
and they are diverse**



HOW TO GROW THE DIE STACKING INDUSTRY




- Can't jump to high volume because it requires cost & yield learning
- Low volume, high ASP, high margin products will drive the technology

CONCLUSION



VERTICAL STACKING (3D)



INTERPOSER STACKING (2.5D)

- Die stacking will enable new levels of system integration leading to **new form factors** and **new usage models**
- Die stacking will also help reduce process node complexity and improve yield and system cost



Disclaimer & Attribution

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes.

NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners.

© 2012 Advanced Micro Devices, Inc.

The contents of this presentation were provided by individual(s) and/or company listed on the title page. The information and opinions presented in this presentation may not represent AMD's positions, strategies or opinions. Unless explicitly stated, AMD is not responsible for the content herein and no endorsements are implied.

