

Hot Chips: Stacking Tutorial

Choon Lee Technology HQ, Amkor





Enabling a Microelectronic World[®]



Smkor"

Mobile Phone Technology Change



Feature Phone

Smartphone

theguardian

News Sport Comment Culture Business Money Life & style Travel Envir

News > Technology > Smartphones

Smartphones take lead in European mobile phone market

📑 추천 🛛 64

🍤 Tweet < 218

🧒 reddit this

Comments (

Simple 'feature phones' now make up less than 50% of sales as quarterly smartphone shipments exceed those of more basic devices for the first time

Source : The Guardian, 2011

Smartphones as a Percentage of All Phones



Source : in-stat, 2011



PC Technology Change

Reliability Frust





Memory Technology Change





AP+Memory Stack Technology Movement





3D Packaging Paradigm Shift





Package-on-Package



0000	0000

Package-in-Package





Flip chip + Wire bonding



<u>Wire bonding</u> + Wire bonding





<u>TSV</u>







Flip Chip / Wire bonding stack

... Evolves into 3D TSV





High End fcBGA

...Evolves into 2.5D TSV





3D TSV Key Process





Chip on Interposer First Process

Reliability Frust



Amkor Proprietary Business Information



Chip on Interposer First Process

Reliability Frust





Chip on Interposer First Process – High Level Risk 🥑

1 Front Micro Bump Pad

- Ni/Au Pad : Shape, Thickness, IMC embrittlement

2 Chip Attach & CUF : Chip Attach alignment, Flux cleaning, Underfill dispensing

3 Wafer Mold : Warpage, Void

4 Flat Reveal Wafer Thinning + CMP

- Wafer Cracking, Cu smearing, Cleaning
- 5 Silicon Recess Dry Etch (CF4)
 - Cu corrosion, Etch rate variance, Slow Etch, Contaminate

6 Passivation – organic pass. coating, PECVD

- Wafer Cracking, Edge Arcing, Thickness/Stress control
- **7** Secondary Reveal –CMP : Wafer Cracking
- 8 C4 Bumping

Reliability Frust

- 9 Mold Thinning (optional)
- 10 Dicing Saw street cracking



Chip on Interposer Last Process





Chip on Interposer Last Process – High Level Risk



1 Front Micro Bump Pad

- Ni/Au Pad : Shape, Thickness, IMC embrittlement

2 Zone Bond : TTV Control

3 Flat Reveal Wafer Thinning + CMP

- Wafer Cracking, Cu smearing, Cleaning

4 Silicon Recess – Dry Etch (CF4)

- Cu corrosion, Etch rate variance, Slow Etch, Contaminate

5 Passivation – Organic pass. coating, PECVD

- Wafer Cracking, Edge Arcing, Thickness/Stress control

6 Secondary Reveal

- Wafer Cracking

C4 Bumping

8 2nd Carrier Bonding & 1st Carrier De-bondding

Ohip Attach on Interposer

10 2nd Carrier de-bonding Reliability Trust **16**

FS NiAu – CoC Evaluation



CoC Evaluation on E-lytic Ni/Au

- AOI inspection
- Ni/Au thickness measurements
- Auger analysis for surface condition
- Wafer bonding
- Simulated backside thermal processes
- Debond
- AOI Pad inspection for FM
- Singulate
- Mass Reflow
- TC Bond
- "FA X-section, EDX line scan, EDX area mapping"
- TC CoC
- FA

FS NiAu Plating Evaluation



• Images - Post UBM Etch Process

- There are no abnormalities



Edge trim & WSS



Process validation

- For edge trimming to reduce chipping.
- Optimization of wafer bonding to minimize thickness variance of temporary bonding adhesive.
- Minimizing wafer crack on debonding process.
- EAR(Etchng Adhesive Removal) optimization



Overview of ZoneBOND carrier wafer





Silane+FC40 (Z1, release zone)

- This is anti-sticky zone.

Edge zone (Z2, stiction zone)

- Edge zone width is approximately 2.5mm.
- Minimum edge zone width is 1.5 mm.
- SU8 is used as the edge zone mask.

Zone treated Carrier Preparation (3)



• Drop test to Acetone





- We can confirm that Zone treated carrier wafer(Z1) to acetone.
- Z1 is non stick. The reaction of the material to the wafer is just to make the material chemically bond to the wafer that as a "Silanol condensation reaction". Once it reacts with the surface, the single molecule layer that's permanently attached to the carrier acts as a poly tetrafluoroethylene(PTFE) or "Teflon like" coating on the wafer.



ZoneBOND De-bonding



Edge Zone Release with EZR & EZD module

EZR Module te for the first of a factor of a first of a **EZD Module**



EZR Module: 300mm wafer mounted on film frame





Failures & Problems Related with ZoneBOND De-Bonding





→Delamination

 \rightarrow Adhesive squeeze out

→Blisters



 \rightarrow Crack at edge zone

→Crack

→Wafer shift





World Wide Temporary Bonding Methods



	Thermal	Zone	Laser	Chemical	Wedge
Machine	EVG, TEL, SUSS	EVG, SUSS	TAZMO, Yushin, SUSS	ток	SUSS
Material	BSI, ShinEtsu, Sumitomo	BSI, ShinEtsu, Sumitomo	3M	ток	TMAT, Dow
Machine price	Middle	High	Middle	Middle	High
Material price	High	High	Middle	High	Middle
ττν	Good	Normal	Good	Normal	Normal
UPH	Middle	Low	High	Low	High

The miracles of science HD-3007





brewer ZoneBOND™





Advantage & Disadvantage of Various Methods



POR NEW			NEW			
System		Thermal	Zone	Laser	Chemical	Wedge
Bond [–]	Advantage	- Using the Si carrier	- Using the Si carrier	 Using the UV cure Low out gassing Double side bond 	 1 layer adhesive coat Short bonding time Good to adhesive generality 	 Using the Si carrier Development of an active adhesive
	Dis advantage	- Long Bonding time	 Application of Zone carrier Bad to adhesive stability High machine price 	 Using the Glass carrier Bad to adhesive generality 	 Using the hole Glass carrier Coating the top device High carrier price 	 2 layer coat Difficult to control adhesion High machine price
Bump process	Advantage	- Applicable issue to the Si carrier	- Applicable issue to the Si carrier	- High stability (thermal, chemical)	 Advantage of out gassing High chemical stability 	- Applicable issue to the Si carrier
	Dis advantage	 Bad thermal stability High adhesive contamination 	 Bad thermal stability Change the adhesive Weak to void 	 Glass chucking Weak to void 	 Glass chucking Bad thermal stability Process failure by high warp 	 Low adhesion Concern to Si del. Weak to void High adhesion contamination
Debond [–]	Advantage	- No mount tape damage	 Room temperature debond High thermal stability 	 Room temperature debond 	- High thermal stability	 Room temperature debond Carrier remove to short time High thermal stability
	Dis advantage	 Need to high temperature process Bump damage Thin wafer handling 	 Long remove time to edge adhesion Worry about new process High machine price 	 Possibility to laser damage Difficult to rework Adhesion change at surface 	 Long time of adhesion removal After removing the adhesion, possibility of damage 	 Wafer edge damage High machine price



WBG and Cleaning



Process validation

- Soft reveal
 - Minimizing TTV with accurate control.
 - Cleaning improvement after wet polish.
- Flat process
 - Only grinding of Si layer at WBG tool not to expose Cu.
 - Using CMP tool to expose Cu and post CMP cleaning



Wafer Thinning & Cleaning Example of Flat process









Reliability Frust

<Device> Mean : 50.1 um Max : 52.7 um Min : 46.8 um TTV : 5.9 um

Dry Etch



Process validation

- Soft reveal
 - Acceptable etch rate
 - Optimizing etch rate and uniformity with TSV bonded pairs.
 - Finding via height for ISR process sequence.
- Flat process
 - Very slow etch rate
 - Optimizing etch rate and uniformity with TSV bonded pairs
 - Etch gas mixing evaluation to improve etch rate without Cu corrosion.



Si recess etching : Dry etch





Si recess etching : Dry etch



Flat process



Soft reveal process





PECVD



Process validation

- Deposition of SiN and SiO2
- Confirming deposition rate, uniformity, stress and RI.
- Setting up measurement method using elipsometer to check single layer, multi layer.





- Silicon Nitride
 - SiH₄(g) + NH₃(g) + N₂(g) → Si_xN_yH_z(s) + H₂(g)
- Silicon Oxide [Silane-based process]
 - SiH₄(g) + 4N₂O(g) + N₂ (g) → SiO₂(s) + 4N₂(g) + H₂ (g)+ O₂(g)
- Silicon Oxide [TEOS-based process]
 - Si(OC₂H₅)₄(g) + O₂(g) \rightarrow SiO₂(s) + byproducts







Reliability Frust 18

Amkor Proprietary Business Information

Aug-12, Choon





Note

• Found no damage.







Note

• Found no damage.







Note

• Found no damage.



CMP



Process validation

- Process optimization to find BKM
 - Oxide/Cu polish process for ISR (Inorganic soft reveal)
 - Si/Cu polish process for flat reveal process
 - Slurry evaluation
 - Post CMP cleaning evaluation





Proven product and industry benchmark CMP tool >1500 Reflexion/Refelxion LK shipped by 2011



- 3 platen 4 head polisher
- Multi zone polishing head
- In-situ process control optimizes productivity and performance
- High performance Desica Cleaner

Process Controls

- Real-Time Profile Control (RTPC[™])
 - High-resolution eddy-current endpoint for bulk metal polish step
- FullScan™ Endpoint
 - Laser endpoint for metal film clearing
- FullVision[™] MX Endpoint
 - Broad-band optical endpoint control for remaining dielectric thickness
- Si EP/ISPC under development

- Process BKMs
 - TSV CMP know-how
 - Low cost/high performance process BKMs for various TSV CMP applications





Reliability Frust





 1k nitride and 2.8um oxide were deposited on these wafers, pillar height at wafer center and edge post etch are not high enough for CMP to fully exposed copper after pillar planarization and OP with 5k oxide removal on the field.





Pre-CMP (tilted)





Post 30s Polish Time (tilted) Post 90s Polish Time (top-down)

Fast and good pillar planarization achieved

Reliability Minimum field oxide losseduring pillar planaraization



center



middle



edge











Reliability Frust 1

Secondary reveal : CMP Layer Thickness confirmation after CMP



Patterned Area Next to Via

Open Field Area





Process validation

- Performing SD with wafer frame handling.
- Evaluation of laser transparent tape.
- Parameter DOE of laser process
- Study for auto focus through inorganic passivation





Wafer surface flatness comparison

 $\checkmark \mathrm{Observed}$ wafer BG tape laminated by manual process



Result

Wafer flatness was much improved after optimize tape laminate condition. With improved condition, can expect stable Auto Focus result = stable cutting quality.



Investigation for too low SFV on SiN layered wafer





Result

SFV was very low at all the point on wafer.

It was around "0.1V" at the lowest case.

*SFV is same as quantity of reflected AF laser from wafer surface. *Enough high SFV (=enough reflectivity) is required to keep good Z-accuracy



Influence of SiN layer on wafer surface ✓ Simulation result f reflectivity and suspected root cause of too low SFV







3D through silicon via (TSV) chips will represent 9% of the total semiconductors value in 2017, hitting almost **\$40B**. Packaging, assembly and test market will reach to **\$8B**, the middle-end wafer processing activity such as TSV etching filling, wiring, bumping, wafer testing and wafer-level assembly will reach to **\$3.8B**. Source : Yole Développement, Jul. 2012



3D_TSV Commercialization Status



Key to 3D commercialization is a cost/performance ratio!

Application	Driver	Status	Barrier
Image sensors	Performance, Form factor	Production	None
CPUs + memory	Performance	28nm Si node or beyond	Cost, process, yield, infrastructure
GPUs + memory	Performance	2014	Cost, process, yield, infrastructure
FPGAs	Performance	Production	process, yield, infrastructure
Wide I/O memory with processor	Performance (bandwidth extension, lower power consumption), Form factor	2013	Cost, process, yield, KGD, infrastructure (including business logistics)
Memory (stacked)	Performance, Form factor (z-height)	2013	Cost, process, yield, assembly



Package Stack with TMV[™] Technology





Via Formed by laser machining



Package Stack with WLFO Technology



















Thank you

