Foundry TSV Enablement For 2.5D/3D Chip Stacking

Remi Yu, UMC Hot Chips 24 August 27, 2012



Outline

2.5D/3D Applications
Foundry TSV Enablement
Ecosystem Work Flow
Summary



2.5D/3D Applications



2.5D Si Interposer Stacking



Logic/logic: FPGA, networking infrastructure Logic/memory: Gaming, HPC



3D Logic/Memory Stacking - Via-Middle TSV 28nm Logic + Memory Cube



Mobile WidelO, Computing WidelO, HMC



Application Examples

- More are being developed



(1) http://low-powerdesign.com/sleibson/2011/10/25/

generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/

- (2) http://eda360insider.wordpress.com/2012/06/01/
- friday-video-3d-thursday-xilinx-virtex-7-h580t-uses-3d-assembly-to-merge-28gbps-xceivers-fpga-fabric/
- (3) eSilicon, "GSA 3D Working Group", July 2012
- (4) http://www.ecnmag.com/news/2011/03/samsung-wide-io-memory-mobile-products-deeper-look
- (5) http://denalimemoryreport.com/2012/06/28/arm-hp-and-sk-hynix-join-hybrid-memory-cube-consortium-hmcc-first-spec-due-by-end-of-year/

UMC

Cost-of-Ownership Advantages

Motivations:

Higher BW, lower W/BW, smaller form-factor

Opportunity of return on 3D IC investment:

- Chip process node optimization
 - Homogeneous partition
 - Cross-node combinations
- BOM cost optimization
 - Less demanding substrate/PCB, lighter cooling assembly, ...
 - Ultimately: better product, better margin



Xilinx Virtex 7 (1)



 (1) http://low-powerdesign.com/sleibson/2011/10/25/ generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/
 (2) http://www.i-micronews.com/news/Micron-Samsung-TSV-stacked-memory-collaboration-closer-look,7766.html

UMC

Foundry TSV Enablement



Foundry TSV Process Technology



Mainstream: Via-middle Cu TSV

- 2.5D: 65nm-generation BEOL
- 3D: 28nm CMOS logic

After 28nm entry, TSV for 3D may come as a standard option for foundry CMOS logic at 20nm and beyond

UMC

- Via-Middle TSV for 3D



(drawn not to scale)

TSV formed after CMOS, before contact/metal



UMC 28nm 3D IC



(CMOS device and TSV in proportion)

UMC

UMC Via-Middle TSV Unit Process



Leveraging existing CMOS tools and capability
Size is new to fab practice: diameter/depth

UMC

Early Stage TSV Process Issues



TSV integrity – Cu fill, oxide liner, metal stack



ECP Cu Fill Process Optimization

- Cu pumping reduction





ECP Cu plating critical to TSV integrity



UMC Via-Middle TSV Solution



UMC

TSV Top Side Impact Evaluation - BEOL WAT testkeys

			Above TSV	Cross TSV	Beside TSV	After Sinter	
WAT test item	Layer	Testkey rule (w/s)	Met2 Met2	TSK Metz TSV			
Metal Bridge	M3	1x W /1 x S	Passed	Passed	Passed (min.x=1)		
		2x W /2x S	Passed	Passed	n/a	No significant	
	M4	1x W /1x S	Passed	Passed	Passed (min.x=1)	change	
		2x W /2x S	Passed	Passed	n/a		
Metal Resistan ce	M3	1x W /1 x S	Passed	Passed	Comparable for variable x		
		2x W /2x S	Passed	Passed	n/a	No significant	
	M4	1x W /1x S	Passed	Passed	assed Comparable for variable x		
		2x W /2x S	Passed	Passed	n/a		
Via Bridge	1/2	Com_run Via	Passed	Passed	Comparable for variable x	No significant	
	vo	Non_comVia	Passed	Passed	Comparable for variable x	change	

Routing over TSV allowed



Customer-Driven Foundry Solutions

WU

TSV Bottom Side Impact Evaluation - Leakage CDF





CMOS Impact Evaluation (3D)

- Keep-Out Zone (KOZ) Characterization



UMC

Via Middle TSV (3D)

- 6um diameter, 54um depth



UMC

Si Interposer TSV (2.5D)

- 10um diameter, 100um depth



UMC

- 2.5D Si Interposer, 10x100um



UMC

UMC 3D IC TV Stacking & Package



JEDEC WidelO interface





UMC

Ecosystem Work Flow



Example 2.5D Stacking Flow



UMC

Various Work Models

		FEOL		MEOL		BEOL			
		Logic	TSV + FS RD	Wafer Thinning	BS RDL + Bump	Assembly	Test		
	OSAT MEOL		Foundry		OS	т			
2.5D	Foundry MEOL			Foundry		OSAT			
	Foundry Turnkey				Foundry				
	OSAT MEOL	Foundry		OSA T					
3D	Foundry MEOL	Fo		ndry		OSAT			
	Foundry Turnkey			Foundry					
	The second se	and the second se	100 CT	and the second states of the			CONTRACTOR AND INCOME.		

- Service scopes distinguished by MEOL inclusion
 - Consult your foundry/OSAT

Work flow optimization may depend on BOM cost, stack recipe and test strategy



Foundry TSV Design Collaterals

Scheme	Feature Size				Document Status				
	TSV CD/Depth (um/um)	RDL Cu Layers	Cu Thickness /L /S (um/um/um)	Al Thickness (um)	Topologic Layout Rule	Electrical Design Rule	Interconnect Model	DRC Command File	LVS Command File
1.0um-wide	10/100	0.13 Inductor	2.0 /1.00/1.00	2.50	Ready	Ready	Ready	Ready	Ready
0.4um-wide	10/100	55nm 4X	0.8 /0.40/0.40	1.45	Ready	Ready	Ready	Ready	Ready
0.56um-wide	10/100	65nm 6X	1.25 /0.56/0.56	3.60	Ready	Ready	Ready	Ready	Ready
					(LIMC 2.5D Si interposer documents)				iments)

Consider TSV a passive device with rule decks/models

• Typical foundry engagement applies under ecosystem work flow

UMC Ecosystem Effort



Summary



Summary

Foundry TSV process demonstrated

- Applicable to both 2.5D/3D
- Leverage existing CMOS process technology
- Key process issues identified & conquered
- Ecosystem work flow
 - Typical foundry/OSAT engagement flow applies for both 2.5D/3D, among other models
- Foundry TSV next step: ecosystem focus
 - Product level reliability assessment
 - Potential EDA collaboration for emerging 3D tools





Thank you for your attention!

Contact lound Quind con or into@hour be dig.







