

Foundry TSV Enablement For 2.5D/3D Chip Stacking

Remi Yu, UMC

Hot Chips 24

August 27, 2012



Customer-Driven Foundry Solutions


Outline

- 2.5D/3D Applications
- Foundry TSV Enablement
- Ecosystem Work Flow
- Summary



2.5D/3D Applications


2.5D Si Interposer Stacking



- Logic/logic: FPGA, networking infrastructure
- Logic/memory: Gaming, HPC

3D Logic/Memory Stacking

- Via-Middle TSV 28nm Logic + Memory Cube



- Mobile WideIO, Computing WideIO, HMC

Application Examples

- More are being developed



Xilinx Virtex 7, Virtex 7 H580T (1,2)

eSilicon MoZAIK (3)

2.5D

Interposer


ASIC

- Smaller
- without embedded memory
- Serdes removed
- Older wafer node
- Processors would be embedded or on top

CPU

Memory tile or stack

- Up to 16GB capacity
- 2 Tbps
- Die stack



Samsung WideIO DRAM (4)

FC BoP

TSV-SiP with wide IO DRAM

	Conventional 3D Package (FC-PoP with LPDDR2)	TSV-SiP with Wide IO memory
Memory IO Power Consumption	176 mW	44 mW

Micron HMC (5)

3D

TSV connections

TSV Layer

Logic Layer

Package Substrate

TSVs

Wide Data Path

DRAM

Logic Chip

(1) <http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/>

(2) <http://eda360insider.wordpress.com/2012/06/01/friday-video-3d-thursday-xilinx-virtex-7-h580t-uses-3d-assembly-to-merge-28gbps-xceivers-fpga-fabric/>

(3) eSilicon, "GSA 3D Working Group", July 2012

(4) <http://www.ecnmag.com/news/2011/03/samsung-wide-io-memory-mobile-products-deeper-look>

(5) <http://denalimemoryreport.com/2012/06/28/arm-hp-and-sk-hynix-join-hybrid-memory-cube-consortium-hmcc-first-spec-due-by-end-of-year/>


Cost-of-Ownership Advantages

Motivations:


- Higher BW, lower W/BW, smaller form-factor

Opportunity of return on 3D IC investment:

- Chip process node optimization
 - Homogeneous partition
 - Cross-node combinations
- BOM cost optimization
 - Less demanding substrate/PCB, lighter cooling assembly, ...
- Ultimately: better product, better margin



Xilinx Virtex 7 (1)



Micron HMC (2)

(1) <http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/>

(2) <http://www.i-micronews.com/news/Micron-Samsung-TSV-stacked-memory-collaboration-closer-look,7766.html>


The background of the slide is a dark blue field with a faint, intricate pattern of concentric lines and a grid, resembling a microchip or a circuit board. The text is centered in this field.

Foundry TSV Enablement

UMC

Customer-Driven Foundry Solutions


Foundry TSV Process Technology




- Mainstream: Via-middle Cu TSV
 - 2.5D: 65nm-generation BEOL
 - 3D: 28nm CMOS logic
- After 28nm entry, TSV for 3D may come as a standard option for foundry CMOS logic at 20nm and beyond

Example TSV Unit Cell

- Via-Middle TSV for 3D




(drawn not to scale)




- TSV formed after CMOS, before contact/metal

UMC 28nm 3D IC




(CMOS device and TSV in proportion)

UMC Via-Middle TSV Unit Process



- Leveraging existing CMOS tools and capability
- Size is new to fab practice: diameter/depth


Early Stage TSV Process Issues



- TSV integrity – Cu fill, oxide liner, metal stack


ECP Cu Fill Process Optimization

- Cu pumping reduction






- ECP Cu plating critical to TSV integrity

UMC Via-Middle TSV Solution




TSV Top Side Impact Evaluation

- BEOL WAT testkeys


WAT test item	Layer	Testkey rule (w/s)	Above TSV	Cross TSV	Beside TSV	After Sinter
						
Metal Bridge	M3	1x W / 1x S	Passed	Passed	Passed (min. x=1)	No significant change
		2x W / 2x S	Passed	Passed	n/a	
	M4	1x W / 1x S	Passed	Passed	Passed (min. x=1)	
		2x W / 2x S	Passed	Passed	n/a	
Metal Resistance	M3	1x W / 1x S	Passed	Passed	Comparable for variable x	No significant change
		2x W / 2x S	Passed	Passed	n/a	
	M4	1x W / 1x S	Passed	Passed	Comparable for variable x	
		2x W / 2x S	Passed	Passed	n/a	
Via Bridge	V3	Com_run Via	Passed	Passed	Comparable for variable x	No significant change
		Non_com Via	Passed	Passed	Comparable for variable x	

- Routing over TSV allowed




TSV Bottom Side Impact Evaluation

- Leakage CDF




- Leakage effectively reduce




CMOS Impact Evaluation (3D)

- Keep-Out Zone (KOZ) Characterization





■ KOZ: $D_{ion} < 3\%$ at distance $\geq 5\mu m$

- Device: 28nm HKMG core device
- TSV pitch: JESD229 50/40um




Via Middle TSV (3D)

- 6um diameter, 54um depth




Si Interposer TSV (2.5D)

- 10um diameter, 100um depth




Uniformity Evaluation



- 2.5D Si Interposer, 10x100um



UMC 3D IC TV Stacking & Package



JEDEC WideIO interface



The background of the slide is a dark blue field with a faint, embossed pattern of a microchip or circuit board. The pattern consists of various geometric shapes, including squares and rectangles, arranged in a grid-like fashion. The text "Ecosystem Work Flow" is centered in white, bold, sans-serif font.


Ecosystem Work Flow

The UMC logo is rendered in a bold, blue, sans-serif font. The letters are closely spaced and have a slight shadow effect.

UMC

Customer-Driven Foundry Solutions

Example 2.5D Stacking Flow



Various Work Models

		FEOL		MEOL		BEOL	
		Logic	TSV + FS RDL	Wafer Thinning	BS RDL + Bump	Assembly	Test
2.5D	OSAT MEOL		Foundry	OSAT			
	Foundry MEOL		Foundry		OSAT		
	Foundry Turnkey		Foundry				
3D	OSAT MEOL	Foundry		OSAT			
	Foundry MEOL	Foundry			OSAT		
	Foundry Turnkey	Foundry					

- Service scopes distinguished by MEOL inclusion
 - Consult your foundry/OSAT
- Work flow optimization may depend on BOM cost, stack recipe and test strategy


Foundry TSV Design Collaterals

Scheme	Feature Size				Document Status				
	TSV CD/Depth (um/um)	RDL Cu Layers	Cu Thickness /L /S (um/um/um)	Al Thickness (um)	Topologic Layout Rule	Electrical Design Rule	Interconnect Model	DRC Command File	LVS Command File
1.0um-wide	10/100	0.13 Inductor	2.0 /1.00/1.00	2.50	Ready	Ready	Ready	Ready	Ready
0.4um-wide	10/100	55nm 4X	0.8 /0.40/0.40	1.45	Ready	Ready	Ready	Ready	Ready
0.56um-wide	10/100	65nm 6X	1.25 /0.56/0.56	3.60	Ready	Ready	Ready	Ready	Ready

(UMC 2.5D Si interposer documents)

- Consider TSV a passive device with rule decks/models
 - Typical foundry engagement applies under ecosystem work flow

UMC Ecosystem Effort



Summary

Summary


- Foundry TSV process demonstrated
 - Applicable to both 2.5D/3D
 - Leverage existing CMOS process technology
 - Key process issues identified & conquered
- Ecosystem work flow
 - Typical foundry/OSAT engagement flow applies for both 2.5D/3D, among other models
- Foundry TSV next step: ecosystem focus
 - Product level reliability assessment
 - Potential EDA collaboration for emerging 3D tools



Thank you for your attention!

Contact foundry@umc.com or info@hotchips.org .

Thank You!



UMC