Demonstration of a High Speed 4-Channel Integrated Silicon Photonics WDM Link with Hybrid Silicon Lasers

#### Andrew Alduino

Intel Corporation, 2200 Mission College Boulevard, Santa Clara CA 95054



# Outline

#### Introduction

- Previous Results
- WDM Silicon Photonics

#### Link

- Link Testing Results
- Summary



#### **Previous Silicon Photonics Results**



Laser (Sept. '06)

#### Data Encoders



Silicon Modulators 1GHz (Feb '04) 10 Gbps (Apr '05) 40 Gbps (July '07)


#### **Basic Light Routing**

Waveguides, multiplexers, demultiplexers, couplers...

#### Light detectors



40 Gbps PIN Photodetectors (Aug. '07)



340 GHz Gain\*BW Avalanche Photodetector (Dec '08)



# **Integration Vision**







# Outline


- Introduction
- Previous Results
- WDM Silicon Photonics

#### Link

- Link Testing Results
- Summary





# **High Speed Silicon Modulator**





#### **40Gbps Data Transmission**






40Gbps Data Transmission

"Eye" diagram from large signal, psuedo-random bit sequence (prbs) testing Small Signal Testing Optical 3 dB roll off ~30 GHz




L. Liao, A. Liu, D. Rubin, J. Basak, Y. Chetrit, H. Nguyen, R. Cohen, N. Izhaky, and M. Paniccia, "40 Gbit/s silicon optical modulator for high-speed applications," Electron. Lett. Vol. 43, No. 22, 25<sup>th</sup> October 2007.


#### SiGe Waveguide Photodetector Design



Top View



#### **SEM Cross-Section**





#### **SEM Cross-Section**

Photodetector concepts rely upon the epitaxial growth of Ge on SOI substrate
Ge absorption scales to ~1600nm



# SiGe WG PIN - High Speed Performance





#### 31 GHz Optical Bandwidth

9

#### 40 Gbps Eye Diagram


95% Quantum Efficiency Operating at  $\lambda \sim 1.56$ um < 200nA of dark current


"31 GHz Ge n-i-p waveguide photodetectors on Silicon-on-Insulator substrate"; Tao Yin, Rami Cohen, Mike M. Morse, Gadi Sarid, Yoel Chetrit, Doron Rubin, and Mario J. Paniccia Optics Express, Vol. 15, Issue 21, pp. 13965-13971




#### Hybrid Silicon Laser (Developed with UCSB)

Creating a Silicon-based laser by bonding a III-V material (Indium Phosphide) onto Silicon






Cross Section of Hybrid Laser



#### SEM of Cross Section

InP emits light when electrically stimulated Light bounces back and forth in silicon, and is amplified by the InP based material Mirrors are gratings etched into the silicon Grating pitch defines the laser wavelength





One bond, no alignment needed



#### Single Wavelength Hybrid Laser

Photolithographically defined grating mirrors fabricated in silicon.
Creating low cost, HVM compatible wavelengthspecific laser channels









# Outline

#### Introduction


- Previous Results
- WDM Silicon Photonics

#### Link

- Link Testing Results
- Summary




# Integrated 4 Channel CWDM Silicon Photonics Architecture



- Silicon Hybrid Laser and Transmitter components integrated on one silicon die
- Receiver components integrated onto a separate silicon die




#### **Integrated Transmitter Chip**






#### **Integrated Receiver Chip**










#### End to End System Test Setup





# Outline


- Introduction
- Previous Results
- WDM Silicon Photonics

#### Link

- Link Testing Results
- Summary




# Integrated Transmitter Optical Eye Diagrams





#### Wavelength Channel Alignment



CWDM Channels were chosen – 20nm spacing (1291nm, 1311nm, 1331nm & 1351nm


• No temperature tuning or stabilization was used

 Alignment of laser, multiplexer and demultiplexer channels are ~ 1nm

• Estimated  $\lambda$  mismatch loss < 0.3dB



# 40Gbps (4λx10Gbps) Link Performance



 Output electrical eye diagrams

 Travelling wave silicon MZ modulator


 Intel designed driver IC, with 1.35V across modulator


• ER from 4.4dB to 6.3dB

Rise/Fall Time41-44ps



## **10Gbps Link Margin**






#### Link Margin = 6.7dB for BER of $10^{-12}$

Jitter Measurements

- Link Total Jitter ~43ps
- Random Jitter
- Deterministic Jitter
- ~ 1.6ps ~21ps



#### 50Gbps (4λx12.5Gbps) Link Performance







# Outline


- Introduction
- Previous Results
- WDM Silicon Photonics

#### Link


- Link Testing Results
- Summary



#### The Path to Tera-scale Data Rates



# Challenges: Optical Integration with CPU



#### **Board connection?**

#### Challenges:


- <u>Power:</u> CPU's operate with Temperatures near ~ 85°C
- <u>Packaging</u>: Compatibility with existing HVM packages
- <u>Testing</u>: Testing co-packaged optical /electrical CPU modules

Multiple approaches. Must balance performance, flexibility and cost



#### Data Center: Remote Optical Memory

Can increase design flexibility and drive down cost by extending CPU-memory distance



#### **Potential Advantages**

- Higher capacity and higher B/W at reduced system cost
- Distance flexibility as memory can be further from processor
- Board cost reduction due to less complex routing
- Potentially overall power reduction at system level
- Thermal & mechanical challenges to co-package with/next to CPU



# WDM Silicon Photonics Link Summary

- Demonstrated the first silicon hybrid laser and modulator WDM link with all technologies required for system integration
- Demonstrated a 4 channel WDM system at 10Gbps aggregate bandwidth of 40Gbps
- Further demonstrated the link at 50Gbps with channels operating at 12.5Gbps



#### Acknowledgements

- Aurrion Ltd For InP processing and hybrid laser developments
- Micron (Numonyx) For Silicon Photonics processing





# Thank You!

To learn more, Visit www.intel.com/pressroom and www.intel.com/go/sp