

PHOTONICS AND FUTURE DATACENTER NETWORKS

Al Davis

Hewlett Packard Laboratories & University of Utah

22 July, 2010



TODAY'S DATA CENTERS

– Mostly or all electrical

- 50K+ cores already in play
 - larger configurations in the HPC realm

– Configuration [3]

• rows of racks

- rack: .6 m wide, 1 m deep, 2 m high
- each rack has 42 vertical 44.45 mm U slots, 175 kg rack, max loaded weight 900 kg
- each RU holds 2 – 4 socket (multi-core) processors motherboards


- # of cores growing – maybe even at Moore's rate if you believe the pundits

• cold and hot aisles (heat is a huge issue) – front side cold, back side hot


- front to front and back to back row placement
- ≥ 1.22 m cold row allows human access to blades but not the cables
- $\geq .9$ m hot row holds cables and is the key to CRAC heat extraction strategy

– Communication distances in the data center

- mm+ to 100+ m: between components on a board, intra-rack, or inter-rack




THE CABLE NIGHTMARE




The Ugly

Source:
random web
photo's




The Bad

Consider
Hot Aisle
Airflow



Fiber cables - The Best?




The Good



TYPICAL COMMERCIAL DATACENTER

Typical data center switch hierarchy

- Network bandwidth requirement increasing due to increasing node counts and line rates
 - doubling every 18 months?
 - future likely to be 100K sockets
- Core switches becoming increasingly oversubscribed
 - leads to inefficiencies in resource scheduling
- New application loads place more stress on network
 - data centric workloads



ROUTING IN THE DATA CENTER


- Top of rack (TOR) and end of row (EOR) ethernet switches [3]

	TOR 1Gb	TOR 10 Gb	EOR
GbE ports	48	0	0
10 GbE ports	4	24	128
Power (W)	200	200	11,500
Cost	2.5 – 10K\$	5-15K\$.5 – 1M\$

- Core switches are even more expensive
 - large Cisco, ProCurve, etc. boxes (EOR prices +)
- For HPC
 - prices are much higher due to router ASICS & better bisection topologies
 - bisection bandwidth improves significantly
 - important in the datacenter where high locality is not the predominant workload

EXAMPLE DATA CENTRIC WORKLOADS


- Google system monitoring
 - disk and memory component error logging
 - new understanding of failure mechanisms
- Financial trading
 - 350 billion transactions and updates per year
- Sensor networks → increased data glut
 - CENSE project



MAPREDUCE/HADOOP

Another example of non-local communication patterns

– “Customers Who Bought This Item Also Bought.....”



DATACENTER TRENDS [1]

– Server count ~30M in 2007

- 5-year forward CAGR = 7%
 - EPA CAGR estimate is 17%
 - doesn't account for server consolidation trend
- “whacked on the Cloud” is a likely accelerant

– Storage growth

- 5-year forward CAGR = 52%
- added 5 exabytes in 2007 - 10^5 xLoC (the printed Library of Congress)

– Internet traffic

- 5-year forward CAGR = 46% (6.5 exabytes per month in 2007)
- 650K LoC equivalents sent every month in 2007

– Internet nodes

- 5-year backward CAGR = 27%
- public fascination with mobile information appliances has accelerated this rate

COMMUNICATION ESTIMATES [1]

- Server count growing slower than anything else
- → exponential communication growth per server in the data center
- Estimate [1] (+/- 10x)
 - for every byte written or read to/from a disk
 - 10KB are transmitted over some network in the data center
 - for every byte transmitted over the internet
 - 1GB are transmitted within or between data centers
- Estimate passes other litmus tests
 - increasing use of server consolidation & more cores/socket
 - increased use of virtualization in the data center
- Clear conclusion
 - improving data center communication efficiency is likely more important than improving individual socket performance (which will happen anyway)
 - includes socket to socket & socket to main memory and storage

OTHER DATA CENTER CHALLENGES

- Consume too much power, generate too much heat & CO₂
 - 2007 EPA report to Congress – 2 socket server (2 cores/socket)

Component	Peak Power(W)
CPU	80
Memory	36
Disks	12
Communication	50
Motherboard	25
Fan	10
PSU losses	38
TOTAL	251

2006: 61 Pwh (doubled since 2000)
doesn't include telecom component
\$4.5B in electrical costs
Total pwr/IT equip. pwr:
2 common, 1.7 good
1.2 claimed but hard to validate

- exponential server growth and increased energy costs → BIG PROBLEM
- Option: put them in a place where power is cheap and the outside air is cold



QUESTIONABLE OPTION!

“In the search for cost attractive locations catering to power intensive industries, Iceland is the single country in the world that provides best in class environment conditions in combination with attractively priced green power supply” Price Waterhouse Coopers.



HPC CONSOLIDATION DRIVERS

Exascale and Petascale Systems

- Kogge, et al., “ExaScale Computing Study”, 2008
 - simple scaling of existing architectures would result in a 100MW system
 - likely maximum data center power 20MW
- DARPA UHPC program
 - one PETAFL0P performance
 - single air-cooled, 19-inch cabinet (or 1m³)
 - 57 kW including cooling.
- Grand challenge
 - how do we achieve these goals?
 - future datacenters with 100K nodes (each with 10’s to 100’s of cores)
 - O(10³) increase in communication & memory pressure expected
 - without commensurate increase in communication latency & power consumption
 - shrinking transistors will help but not enough, the cm to 100m scale problem remains



DATA CENTER NETWORK REQ'S

– High dimension networks

- to reduce hop count
- scalable without significant re-cabling
 - scale-out to accommodate more racks and rows
 - scale-up to higher performance blades
- regularity will be important
 - minimize cable complexity
 - minimize number of cable SKU's for cost purposes
 - enable adaptive routing to meet load balance demands
- path diversity
 - increased availability and fault tolerance

– High radix routers

- to support high dimension networks & contain costs
- bandwidth per port will need to scale over time
 - to accommodate increased communication pressure




Figure 1




Figure 3

source: Luxtera



ITRS EYE CHART FOR INTERCONNECT

Table ITRC.1a MPU Interconnect Technology Requirements—Near-term Years

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
MPU/GPU Die Size (mm ²)	41	38	37	47	40	38	37	28	27
MPU Physical Gate Length (nm)	23	22	20	18	18	18	18	17	17
Number of metal levels (includes ground planes and power planes)	11	12	12	12	12	12	13	13	13
Total interconnect length (mm ²) = Metal 1 and five intermediate levels, across wiring layer [1]	1028	1712	2008	2022	1946	2007	2126	2071	2000
PD to length ² × 10 ¹² excluding global levels [2]	1.8	3.8	2.5	3.2	2	1.8	1.8	1.4	1.2
Effective metal resistance – effective dielectric constant (ε)	2.0-2.3	2.0-2.3	2.4-2.9	2.4-2.9	2.0-2.9	2.4-2.9	2.4-2.9	2.4-2.9	2.1-2.8
Effective metal resistance – bulk dielectric constant (ε)	2.5-2.9	2.5-2.9	2.3-2.7	2.3-2.7	2.0-2.7	2.3-2.9	2.4-2.9	2.4-2.9	2.0-2.7
Capacitance between bus and each step – bulk dielectric constant (ε)	4.0-4.5	4.0-4.5	3.5-4.0	3.5-4.0	3.5-4.0	3.0-3.5	3.4-3.5	3.0-3.5	2.6-3.0
Mean 1 wiring pitch (nm) *	136	118	104	91	80	77	68	58	50
Mean 1 d.R. (to Cu)	1.7	1.8	1.8	1.8	1.8	1.8	1.8	1.9	1.9
Mean 1 wiring thickness (to Cu, Metal 1 wiring) (nm) [1]	4.8	4.2	3.7	3.2	2.9	2.6	2.4	2.4	2.4
Cu plating at maximum pitch due to process limit, 10% + height, 50% less density, 500 μm square area	12	11	9	8	7	6	6	6	6
Conductor effective resistivity (ρ _{eff}) and Cu Metal 1 wiring including effect of width-dependent scattering and a confounded barrier of thickness specified below	1.51	1.63	1.80	4.00	4.30	4.83	4.83	5.28	5.38
Capacitance per unit length for M1 wires (pF/cm) – cross-sectional area (A) *	1.0-2.0	1.0-2.1	1.0-2.0	1.0-2.0	1.0-2.0	1.7-4.3	1.7-4.5	1.7-4.8	1.5-4.7
Interconnect RC delay (ps) for a 1 μm Cu Metal 1 wire, across an arbitrary p of 1.1, ε _{eff} = 4 [3]	588	717	840	1532	1423	1688	2075	2790	3128
Interconnect RC delay (ps) for a 1 μm Cu Metal 1 wire, across width-dependent scattering and a confounded barrier of thickness specified below	882	1181	1400	2500	2891	3491	4155	6485	7995
Line length (nm) where τ = RC delay (Metal 1 wire) no scattering	34	27	25	25	25	25	25	25	25
Line length (nm) where 25% of switching voltage is induced on victim Metal 1 wire by current [4]	188	89	89	82	78	68	67	48	46
Total Metal 1 resistance variability due to CD variation and scattering [5]	28	29	30	30	31	32	32	31	30
Interconnect wiring pitch (nm)	136	118	104	91	80	77	68	58	50
Interconnect wiring dual dimensions A/R (to wire) (μm)	1.8/1.6	1.6/1.6	1.6/1.6	1.6/1.6	1.6/1.6	1.6/1.7	1.6/1.7	1.6/1.7	1.6/1.7
Interconnect wiring thickness (to Cu, intermediate wiring) (nm) [1]	4.2	4.2	3.7	3.2	2.9	2.6	2.4	2.4	2.4
Mean global wiring pitch (nm) (ASIC only)	289	238	200	163	160	138	128	112	100
Cu plating at maximum intermediate pitch due to process limit, 10% + height, 50% less density, 500 μm square area	13	11	9	8	7	7	6	6	6
Conductor effective resistivity (ρ _{eff}) and Cu intermediate wiring including effect of width-dependent scattering and a confounded barrier of thickness specified below	143	163	1.80	4.00	4.30	4.40	4.83	5.28	5.38

Table ITRC.1b MPU Interconnect Technology Requirements—Long-term Years

Year of Production	2016	2017	2018	2019	2020	2021	2022
MPU/GPU Die Size (mm ²)	22	20	20	16	14	13	11
MPU Physical Gate Length (nm)	8	8	7	6.3	5.4	4.8	4.3
Number of metal levels (includes ground planes and power planes)	13	14	14	14	14	15	15
Total interconnect length (mm ²) = Metal 1 and five intermediate levels, across wiring layer [1]	4046	1086	1000	930	7142	7002	6891
PD to length ² × 10 ¹² excluding global levels [2]	1.1	1	0.9	0.8	0.7	0.7	0.6
Effective metal resistance – effective dielectric constant (ε)	1.1-1.9	2.1-2.9	2.6-3.3	2.6-3.3	1.8-2.3	1.8-2.3	1.7-2.0
Effective metal resistance – bulk dielectric constant (ε)	1.0-2.3	1.0-2.3	1.7-2.1	1.7-2.1	1.7-2.1	1.7-2.1	1.5-1.8
Capacitance between bus and each step – bulk dielectric constant (ε)	3.0-3.8	2.4-3.0	2.4-3.0	2.4-3.0	2.4-3.0	2.4-3.0	2.4-3.0
Mean 1 wiring pitch (nm) *	64	60	58	52	48	46	42
Mean 1 d.R. (to Cu)	2	2	2	2	2	2	2
Mean 1 wiring thickness (to Cu, Metal 1 wiring) (nm) [1]	6.7	6.8	7.0	7.0	6.8	6.8	6.8
Cu plating at maximum pitch due to process limit, 10% + height, 50% less density, 500 μm square area	4	4	4	4	4	4	4
Conductor effective resistivity (ρ _{eff}) and Cu Metal 1 wiring including effect of width-dependent scattering and a confounded barrier of thickness specified below	6.05	6.33	6.70	7.34	8.19	8.01	8.84
Capacitance per unit length for M1 wires (pF/cm) – cross-sectional area (A) *	1.0-1.2	1.0-1.3	1.0-1.7	1.0-1.7	1.0-1.7	1.0-1.6	1.0-1.6
Interconnect RC delay (ps) for a 1 μm Cu Metal 1 wire, across an arbitrary p of 1.1, ε _{eff} = 4 [3]	2000	4718	6000	7600	8200	9300	12000
Interconnect RC delay (ps) for a 1 μm Cu Metal 1 wire, across width-dependent scattering and a confounded barrier of thickness specified below	18812	11575	10840	23018	34271	26220	28520
Line length (nm) where τ = RC delay (Metal 1 wire) no scattering	8	8	8	8	8	8	8
Line length (nm) where 25% of switching voltage is induced on victim Metal 1 wire by current [4]	38	36	32	37	33	32	30
Total Metal 1 resistance variability due to CD variation and scattering [5]	33	33	35	33	33	32	33
Interconnect wiring pitch (nm)	64	60	58	52	48	46	42
Interconnect wiring dual dimensions A/R (to wire) (μm)	2.0/1.8	2.0/1.8	2.0/1.8	2.0/1.8	2.0/1.8	2.0/1.8	2.0/1.8
Interconnect wiring thickness (to Cu, intermediate wiring) (nm) [1]	5.7	5.8	7.0	5.2	5.5	5	5.0
Mean global wiring pitch (nm) (ASIC only)	88	80	72	64	58	52	46
Cu plating at maximum intermediate pitch due to process limit, 10% + height, 50% less density, 500 μm square area	4	4	4	4	4	4	4
Conductor effective resistivity (ρ _{eff}) and Cu intermediate wiring including effect of width-dependent scattering and a confounded barrier of thickness specified below	6.05	6.33	6.70	7.34	8.19	8.01	8.84
Capacitance per unit length for intermediate wires (pF/cm) [6]	1.3-1.6	1.3-1.6	1.3-1.6	1.3-1.6	1.3-1.6	1.1-1.3	1.1-1.3
τ _{int} (ps) – intermediate wire (to 10% V _{DD}) *	1.00E-09	1.07E-09	1.22E-09	1.01E-09	4.26E-09	1.60E-09	4.17E-09
Interconnect RC delay (ps) for a 1 μm Cu intermediate wire, across an arbitrary p of 1.1, ε _{eff} = 4 [3]	2341	4913	4900	5900	7711	7482	10450
Interconnect RC delay (ps) for a 1 μm Cu intermediate wire, across width-dependent scattering and a confounded barrier of thickness specified below	9121	11420	10700	18190	26711	20942	18141
Line length (nm) where τ = RC delay (intermediate wire) no scattering	7	7	7	7	7	7	7
Line length (nm) where 25% of switching voltage is induced on victim intermediate wire by current [4]	48	43	38	34	30	30	22
Minimum global wiring pitch (nm)	68	60	54	48	42	38	33
Global wiring dual dimensions A/R (to wire) (μm)	2.0/1.6	2.0/1.4	2.0/1.6	2.0/1.6	2.0/1.6	2.0/1.6	2.0/1.6
Interconnect wiring thickness (to wire pitch Cu global wiring) (nm) [1]	1.7	1.8	1.3	1.3	1.8	1.8	1.8

Indicative of severe problems ahead in the electrical domain



ELECTRICAL SIGNALING & WIRES

– Problems

- power and delay fundamentally increase with length
 - improve delay with repeaters but requires even more power
- signal integrity issues exist at all length scales
 - multi-drop busses make the problem much worse – hence they're dead (DRAM exception noted)
 - pre- and post-emphasis circuits help but power is increased
- ITRS predicts very slow growth of signal pin count & per pin bandwidth
 - bandwidth at the chip and board edge will also grow slowly
 - incommensurate with growth of computer power and communication pressure on the chip/board

– Advantages

- mature technology and volume production reduces cost
- manufacturing and packaging have been optimized for electrical technology
- “Always ride your horse in the direction it's going”
 - Texas proverb
 - good questions: better horse? time to change direction??

– Conclusion

- computation gets better with technology shrink but communication improves slowly or not at all in terms of BTE & delay.

RECENT SERDES PUBLICATIONS

Design	Rambus	Hitachi	Mayo	Intel
Year	2007	2010	2008	2010
Process	90nm	65nm	65nm	32nm
Data Rate (gb/s)	6.25	12	20	11
Reach	short	short	long	long
Vcc	1	1	1.1	0.95
TxPower (mW)	4.9	5.1		35
RxPower (mW)	8	6.6		43
Clock Net (mW)		0.63		
Total (mW)	12.9	12.3	167.0	78.0
Efficiency (mW/Gb/s)	2.1	1.0	8.4	7.1

- Two classes of SerDes, short reach and long reach (memory & backplane)
- Still seeing improvement in SerDes power (20% per year historically)
- Numbers in system publications tend to be higher

LOW POWER SERDES COMPARISON

	Rambus 2007		Hitachi 2010		
	mW	fJ/bit	mW	fJ/bit	Decrease
Output	3.1	496	4.04	404	19%
TxOther	2.3	368	1.38	115	69%
TxTotal	5.4	864	5.43	453	48%
Input	2.3	368	2.16	180	51%
RxOther	6.3	1008	3.57	298	70%
RxTotal	8.6	1376	5.73	478	65%
Total	14	2240	11.16	930	58%

- Output driver power not scaling
- Output driver power becoming large fraction of total link power budget
- Clocking and clock recovery still a significant fraction of power

PHOTONIC SIGNALING

– Problems

- immature technology
 - waveguides, modulators, detectors all exist in various forms in lab scale demonstrations
 - improvements likely but technology is here now – risky path: the lab to volume production & low cost
- photonic elements don't shrink with feature size
 - resonance properties $\propto \lambda \propto$ size
- maintaining proper resonance requires thermal tuning
- currently: cables, connectors, etc. all cost more than their electrical counterparts


– Advantages

- power consumption is independent of length for lengths of interest in the datacenter
 - due to the very low loss nature of the waveguides
 - energy consumption is at the EO or OE endpoints
- relatively immune to signal integrity & stub electronic problems
 - buses are not a problem
- built in bandwidth multiplier per waveguide: CWDM & DWDM
 - 10 Gbs/ λ demonstrated - 4λ now (MZ), doubling every 3 years likely, $\sim 64\lambda$ limit?

– Common misconception – optical latency is faster


- signal mobility in copper \sim signals on a waveguide (free space, FR4, silicon)

DWDM POINT TO POINT PHOTONIC LINK




OPTICAL LOSSES

2cm of waveguide and 10m of fiber



INTEGRATED CMOS PHOTONICS POINT-TO-POINT POWER BUDGET



- 10Gbit/s per wavelength
- 177fJ/bit assuming 32nm process
- No clock recovery and latching - not directly comparable to electronic numbers
- Tuning and laser power required when idle

HIGH PERFORMANCE SWITCH - STATE OF THE ART ELECTRONIC

MELLANOX INFINISWITCH IV

- 36 ports @ 40Gbps or 12 ports @ 120Gbps.
- 10Gbps per diff pair
- 576 signal pins
- 90W, 30% of which is IO



ISSUES

- Switch port count limited by pin count & IO power
- Additional external transceivers needed to drive >0.7m FR4 or 6m cable
- Increasing port bandwidth decreases port count
- EMI & signal integrity problematic

IMPROVING DATA CENTER NETWORKS


- Step 1: Use optical cables
 - already in limited use
- Step 2: Move optics into the core switch backplane
 - current core switch backplane limitations are hitting a rather hard wall
 - more power and higher cost are not feasible as bisection bandwidth demands advance
 - CWDM bandwidth scaling is an attractive proposition
- Step 3: High radix router with photonics at the edge
 - silicon nano-photonics for the global interconnect
 - DWDM bandwidth scaling benefit
 - big technology jump to move photonics into the router chip
 - same device can be used in the TOR, EOR, and Core switches → cost amortization
- Step 4: Employ the photonic switch in regular high dimension networks
 - take advantage of regularity to improve routing, packaging, and data center layouts

TACKLING THE BANDWIDTH BOTTLENECK WITH PHOTONICS


Active cable




Optical Bus




Hybrid laser cable



Silicon PIC



On-chip interconnect



ALL OPTICALLY CONNECTED DATA CENTER CORE SWITCH

10x bandwidth scaling

- core switch requirement doubling every 18 months
- electronic technologies can no longer keep up

30% lower power


- high % of system power in interconnect

Equivalent cost


- historically the main obstacle to adoption of optics

Future Scaling

- VCSEL BW scaling 10G → 25G
- single λ → CWDM 2 λ → 4 λ
- optical backplane remains unchanged



INTEGRATED CMOS PHOTONIC SWITCH



CHARACTERISTICS


- 64-128 DWDM ports
- <math><400\text{fJ/bit}</math> IO power
- 160 - 640 Gbps per port

ADVANTAGES

- switch size unconstrained by device IO limits
- port bandwidth scalable by increasing number of wavelengths
- optical link ports can directly connect to anywhere within the data centre
- greatly increased connector density, reduced cable bulk

MINIMIZE ELECTRONICS

Buffering & Routing



OPTICAL VS. ELECTRICAL SWITCH

Overall Power in watts w.r.t Bandwidth Growth

Generation	Port BW	Core	IO	Radix		
				64	100	144
45nm	80Gbps	E	E	77.6	128.7	201.4
		E	O	44.1	76.3	125.9
		O	O	15.5	21.0	37.0
35nm	160Gbps	E	E	89.7	146.7	225.3
		E	O	40.9	70.4	115.5
		O	O	25.8	32.2	57.5
22nm	320Gbps	E	E	135.3	221.5	340.4
		E	O	56.3	98.0	162.6
		O	O	38.1	47.4	85.1

EE baseline based on the CRAY YARC

Big benefit to bring optics to the router core edge

Additional savings with single stage optical crossbar

REGULAR N-DIMENSIONAL NETWORKS

– HyperX [5]


- 2 simple examples
- a regular flattened butterfly
- also called a Hamming graph

– Basic idea


- fully connected in each dimension
- one link to each mirror in all other dimensions

– Regularity benefits

- simple adaptive routing (DAL)
- set L, S, K, T values to match needs
 - packaging & configuration




(a) $L = 2, S_1 = 2, S_2 = 4, K = 1, T = 4$




(b) $L = 2, S_1 = 3, S_2 = 3, K = 1, T = 4$

NEW NETWORK TOPOLOGIES – HYPERX [5]

- Direct network – switch is embedded with processors
 - avoids wiring complexity of central/core switches (e.g. fat trees)
 - much lower hop count than grids and torus
 - but many different interconnect lengths
- Low hop count means:-
 - improved latency
 - lower power
 - less connectors
- Huge packaging simplification
- Anywhere in the data center in $<1\mu\text{s}$




PHOTONIC HYPERX PACKAGE



Datacenter is 3D – rack, row, other rows – no TOR

HYPERX DATA CENTER FLOOR PLAN



GENERAL CONCLUSIONS

- Advances in electronics will continue BUT
 - processing benefits from these advances
 - data center communications will benefit but not as much
 - optics is the transport choice, electronics is the processor choice in an ideal world
 - NOTE: we don't live in an ideal world
- Complete change to optical communication will not happen in one step
 - e.g. multi-core was a tough bridge for merchant semiconductors to cross
 - argument with Albert Yu in 2000 but Kunle had presented the case well in 1996
 - Tejas cancelled in 2004 – note the 8 year lag between research and industry adoption
 - industry momentum is significant but so is the research side
- Power wall is here to stay (I don't see the magic technology which moves the wall)
 - going green is not going to be easy if consumption is based on MORE
 - getting more performance for less power is problematic
 - replacing long wires with optical paths is a good idea
 - telecomm did this in the 80's
 - definition of long for computing is changing however
 - maybe it should be relative to transistor speed

PHOTONICS CONCLUSIONS

a somewhat personal view

- The switch to photonics is inevitable
 - the technology is already demonstrated in multiple labs around the world
 - however it's not mature
 - costs need to come down
 - improvements will be made & a lot of smart people are making this happen
- The change will be gradual and a function of interconnect length
 - km scale – it's already happened
 - 100m scale – in progress
 - m scale – just starting
 - cm scale – in the lab but relatively ready
 - mm scale – also in the lab but not ready for prime time
- The technology exists – the only barrier is cost
 - involves technology maturity, manufacturing infrastructure, and ultimately volume

THE CATCH-22

- Photonic adoption is all about price
 - benefits are well known
 - cost is heavily influenced by volume production
 - volume production hasn't happened yet
 - even though most devices require a CMOS compatible fab
 - data center market is there and growing
 - but it is cost sensitive
 - risky & new always costs and photonics is currently both
 - researchers continue to drive the photonic price down
- It's not a question of if – but when is the issue
- NOTE!!
 - there are lots of other issues that this data center centric (duh! redundant) view didn't cover
 - others in this session will cover these issues

ACKNOWLEDGMENTS

– HPL/ECL

- Moray McLaren (who provided some of these slides) – the rest is my fault
- Jung-Ho Ahn, Nate Binkert, Naveen Muralimanohar, Norm Jouppi, Rob Schreiber, Partha Ranganathan, Dana Vantrease ...

– HPL/IQSL

- Ray Beausoleil, Marco Fiorentino, Zhen Peng, David Fattal, Charlie Santori, Di Liang (UCSB), Mike Tan, Paul Rosenberg, Sagi Mathai ...

FOR FURTHER STUDY

Some referenced in this presentation

1. Greg Astfalk “Why optical data communications and why now?” Applied Physics A (2009) 95: 933-940. DOI 10.1007/s00339-009-5115-4.
2. Terry Morris “Breaking free of electrical constraints” Applied Physics A (2009) 95:941-944. DOI 10.1007/s00339-009-5107-4.
3. N. Farrington, E. Rubow, AminVahdat “Data Center Switch Architecture in the Age of Merchant Silicon” Hot Interconnects 2009.
4. A. Greenberg et. al “The Cost of a Cloud: Research Problems in Data Center Network” DOI 10.1.1.149.9559.
5. J-H Ahn et. al “HyperX: Topology, Routing, and Packaging of Efficient Large-Scale Networks” Supercomputing 2009.

Q&A

