

Nonvolatile Memory Seminar Hot Chips Conference Memorial Auditorium Stanford University

Accelerating the next technology revolution

Memory Overview and RRAM Materials Development at SEMATECH



Paul Kirsch, Director Front End Processes August 22, 2010





Copyright ©2010

SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks of SEMATECH, Inc. International SEMATECH Manufacturing Initiative, ISMI, Advanced Materials Research Center and AMRC are servicemarks of SEMATECH, Inc. All other servicemarks and trademarks are the property of their respective owners.

Outline



NVM Memory Trends & Challenges

Technology Space for RRAM

Challenges and SEMATECH RRAM Results

Future trends: Memory for mobile and SOC applications



Mobile



System on Chip (SOC)



High density, low cost, NVM (NAND)

Dense, local memory – improve system performance

- IMPACT: High density, low cost NVM important for mobile application
- IMPACT: Local (embedded) memory important for System on Chip

Sub 20nm memory cell, architecture candidates



| | Advantage | Challenges | "Speculative" Priority |
|-----------------------------------|--|---|---------------------------|
| Phase Change RAM | Speed & cost vs. NOR | Density, Power (Ireset) | production |
| SiN / Nano Crystal Charge Trap | Relatively mature | difficult to beat floating gate candidate for 3-D | 1 |
| RRAM | High speed & density | Materials, I reset, Reliability | 2 |
| STT-RAM | endurance, speed , power | Magnetic domain size effect Etch difficulty Challenging materials | 2 |
| Mechanical memory | PowerLeakage | Reliable operation Scalability | 4 |
| Molecular memory | • Density (Molecule size ~nm) | Poor thermal stability | 5 |
| Vertical String | • 2-5x lower \$\$ vs. stacked | deposited tunnel ox transistor in trench sidewall | 1 |
| Cross bar array | effective density below 4F² | Litho \$: more costly vs. NAND selector device | 2 |
| Stacked | • similar to current NAND | • Litho \$: more costly vs. NAND | 3 |

Sub 20nm memory benchmarking





Which space should RRAM target? Associated challenges to compete with DRAM/NAND/NOR





Program/write speed (ns)

Challenges with RRAM



- Too many materials (manufacturability?)
- Reducing reset currents (power)
- Uniformity
- Endurance
- Integration with selector device (1T1R, 1D1R)

Many RRAM materials: Many not manufacturable



| | - Matariale in PRAM literature report | | | | | | | | | | | | | | | | |
|----|---------------------------------------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| н | | | | | | | | | | | | He | | | | | |
| Li | Be | Be | | | | | | | | | | | | Ν | 0 | F | Ne |
| Na | Mg | /lg | | | | | | | | | | ΑΙ | Si | Ρ | S | CI | Ar |
| κ | Ca | Sc | Ti | V | Cr | Mn | Fe | Со | Ni | Cu | Zn | Ga | Ge | As | Se | Br | Kr |
| Rb | Sr | Y | Zr | Nb | Mo | Тс | Ru | Rh | Pd | Ag | Cd | In | Sn | Sb | Те | | Xe |
| Cs | Ba | La | Hf | Та | W | Re | Os | lr | Pt | Au | Hg | TI | Pb | Bi | Ро | At | Rn |
| Fr | Ra | Ac | Rf | Db | Sg | Bh | Hs | Mt | Ds | Rg | | | | | | | |

| Ce | Pr | Nd | Pm | Sm | Eu | Gd | Tb | Dy | Но | Er | Tm | Yb | Lu |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Th | Ра | U | Np | Pu | Am | Cm | Bk | Cf | Es | Fm | Md | No | Lr |

• Many materials risky to put into a semiconductor development line

Which RRAM materials are manufacturing worthy?



| | | | Χ | = | = Materials in RRAM literature report | | | | | | | | | | | | |
|----|----|----|-----------------------------|----|---------------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|
| Н | | _ | X - Materials in fabs today | | | | | | | | | | | | He | | |
| Li | Be | | | - | B C N O F | | | | | | | | | | Ne | | |
| Na | Mg | | | | | | | | | | | ΑΙ | Si | Ρ | S | CI | Ar |
| κ | Ca | Sc | Ti | V | Cr | Mn | Fe | Со | Ni | Cu | Zn | Ga | Ge | As | Se | Br | Kr |
| Rb | Sr | Υ | Zr | Nb | Mo | Тс | Ru | Rh | Pd | Ag | Cd | In | Sn | Sb | Те | | Хе |
| Cs | Ba | La | Hf | Та | W | Re | Os | lr | Pt | Au | Hg | ТΙ | Pb | Bi | Ро | At | Rn |
| Fr | Ra | Ac | Rf | Db | Sg | Bh | Hs | Mt | Ds | Rg | | | | | | | |

| Ce | Pr | Nd | Pm | <mark>Sm</mark> | Eu | Gd | Tb | Dy | Но | Er | Tm | Yb | Lu |
|----|----|----|----|-----------------|----|----|----|----|----|----|----|----|----|
| Th | Ра | U | Np | Pu | Am | Cm | Bk | Cf | Es | Fm | Md | No | Lr |

• Focus on engineering materials that are already in the semiconductor fab (green)

STT-MRAM Materials also challenging



| Ce | Pr | Nd | Pm | Sm | Eu | Gd | Tb | Dy | Но | Er | Tm | Yb | Lu |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Th | Ра | U | Np | Pu | Am | Cm | Bk | Cf | Es | Fm | Md | No | Lr |

PVD metal oxide RRAM development





- PVD ideal for Stoichiometry Control, thin, uniform films
- ALD films also developed, but may still need PVD for electrode.
- IMPACT: Correct material Me:O enables correct function.

Progress in reducing reset currents





- Resistance switching currents (I reset) improved ~ 1000x.
- I reset improved to $1 \sim 10 \ \mu A$ range desire 10x more improvement.
- IMPACT: Sub 1 μA device likely meets U.S. DARPA target for Switching Energy (fJ/bit)

Reducing Metal oxide RRAM Reset Currents



- SEMATECH has exceeded member company target for 2010 I_{reset}
- 5 micro-amp reset currents achieved with manufacturable metal oxide

RRAM Reset Uniformity Improves





Uniformity of High Resistance state improve across wafer (>300pts).
IMPACT: Uniformity is key issue for Manufacturability - Multilevel Cell

Encouraging RRAM endurance check



Good initial RRAM cycling (2x10⁵ +) – much work to do yet
 IMPACT: If RRAM achieves fJ/bit and 10¹⁵ cycles it competes with DRAM







Further work needed on devices meeting I_{reset}, but encouraging initial data.



• Why does reset current matter?

- SELECTOR → lesser I_{reset} means lesser diode current requirements
- IMPACT: Selector flexibility eases challenge of <u>array</u> integration

Basic metal oxide RRAM Mechanism





Switching, retention, endurance controlled by defects

• IMPACT: Need to understand details for reliable product

SEMATECH test structure

Test structure allows reproducible electrical / reliability data



| Test Structure | Structure | Purpose |
|---|---|---|
| 1. Contact- type MIM structure (x-section) | Tep diverged SiO2 Metal Oxide Bottom electrode Si | Quick materials studies |
| 2. Stack-type MIM structure (X-section) | Bottom electrode Insulator Substrate | Quick materials studies |
| 3. 1T1R test structure (top view) | | Iso 1T1R, Iso 1R, Cross Pt Array1T1R Detailed I_{reset} studies Detailed parasitic studies Array retention, endurance 25nm x 25nm CD |

Overview of SEMATECH capabilities



SEMATECH 1T1R Test Pattern Design SEMATECH 20nm Nano Devices **SEMATECH Mfg Members Use Modules** 비리비비 20 nm mg: E9753 090914005 slot1 GT3 PMOS s.dm2 MAG: 115k2 Transfer Sub 30nm Test **Reliability &** State of Art Test **New Memory** material, flow, Process Structure Parametric Structure Design **Materials** Design equipment to Fabrication Test manufacturers Partner with Partner with Partner with Partner with Mfg CNSE,SVTC Universities Companies universities

Conclusions



- Planar floating gate will be pushed to 2X nm.
- RRAM may compete as SOC memory (BEOL).
- RRAM may fit between NAND &DRAM cost space (stand alone)
 - Cost will be key
 - 4F² cell with ~4 levels achieve effective 1F² (MLC necessary)
- Materials challenges addressed
 - Manufacturable MeOx and electrode
 - Reset / set currents are approaching acceptable levels (1micro-amp)
 - Improved Uniformity Encouraging
 - Endurance, retention are promising, need improvement >1e5 cycles
 - Selector device and polar / bipolar design are challenges
- Quality test structures (1T1R) assist in accurate characterization, development