Instruction Set Innovations for Convey's HC-1 Computer

THE WORLD'S FIRST HYBRID-CORE COMPUTER.



Hot Chips Conference 2009

tbrewer@conveycomputer.com

Introduction to Convey Computer

Company Status

- Second round venture based startup company
- Product beta systems are at customer sites
- Currently staffing at 36 people
- Located in Richardson, Texas

Investors

- Four Venture Capital Investors
 - Interwest Partners (Menlo Park)
 - CenterPoint Ventures (Dallas)
 - Rho Ventures (New York)
 - Braemar Energy Ventures (Boston)
- Two Industry Investors
 - Intel Capital
 - Xilinx



Presentation Outline

- Overview of HC-1 Computer
- Instruction Set Innovations
- Application Examples



What is a Hybrid-Core Computer ?

A hybrid-core computer improves application performance by combining an x86 processor with hardware that implements application-specific instructions.



What Is a Personality?

- A personality is a reloadable set of instructions that augment the x86 instruction set
 - Applicable to a class of applications or specific to a particular code



- Each personality is a set of files that includes:
 - The bits loaded into the Coprocessor
 - Information used by the Convey compiler
 - List of available instructions
 - Performance characteristics for compiler optimization
 - Information used by the GNU Debugger (GDB)
 - Instruction disassembly information
 - Information allowing machine state formatting and modification



How do you Program using Personalities?

- Program in ANSI standard C/C++ or Fortran
- Unified compiler generates x86 and coprocessor instructions
- Compiler generates x86 code for full application and coprocessor code where data parallelism exists
- Run time checks determine if sufficient parallelism exists to use coprocessor
- Executable can run on x86 nodes or on Convey Hybrid-Core nodes



Convey System Architecture

Intel x86 Linux ecosystem



Shared physical and virtual memory provides coherent programming model



Inside the Coprocessor

Host interface and memory controllers implemented by coprocessor infrastructure

> Implemented with Xilinx V5LX110 FPGAs

Implemented with Xilinx V5LX155 FPGAs



Standard or Scatter-Gather DIMMs

80GB/sec throughput



High Performance Memory Subsystem

- Mixed access mode
 - cache line or quad word
- x86 cache coherency support
 - without impacting coprocessor bandwidth
- Prime number interleave (31)
- Host PCle North Bridge 4 DIMMs Bridge Bridge Bridge Bridge Bridge ADIMMs, 80 GB/s
- full memory bandwidth at all strides (except a multiple of prime number)
- Convey designed Scatter / Gather DIMMs or Standard DIMMs
 - Scatter / Gather DIMMs provide 8-byte accesses at full bandwidth
- Large virtual page support (4MB)
 - entire virtual address of process is resident within the coprocessor TLBs
- Page Coloring within OS
 - interleave pattern to span entire virtual address space of application



How is the Coprocessor Started?

Start Sequence:



 x86 writes "Start Message" to a predefined 64-byte memory line. Ownership for line is moved from coprocessor cache to x86 cache.



2. x86 writes start bit in a second memory line.

Start Message

Personality
Start Addr.
Param 1
Param 2
Param 3
Param 4
Param 5
Param 6

- 3. Coprocessor detects "Start Bit" memory line has been invalidated from its cache and immediately retrieves the "Start Message" and "Start Bit" memory lines.
- Coprocessor checks that the "Start Bit" is set and starts coprocessor.

Memory Controller

Mechanism works with:

- Host thread time sharing
- Application paging
- Front Side Bus or QPI

Application can start coprocessor synchronously, or asynchronously



A view from the Inside

- Top half of platform is the Coprocessor
- **Bottom half is the Intel Motherboard**





CONVEN

Architecture for a Dynamically Loadable Instruction Set

• Three classes of instructions are defined with separate machine state for each



Instruction Class / Examples	Machine	Pre-	Location
	State	defined?	Executed
Address CALL Routine	A Registers	Yes	Scalar Processor
Scalar S5 ← 2.0 * S6	S Registers	Yes	Scalar Processor
Application Engine (SIMD)	Defined by	No	Application
V2 ← S6 + V4	Personality		Engines

 Address and Scalar instructions are available to all personalities

Note: The Scalar Processor is implemented within the Host Interface



How does the Scalar Processor Interact with AE Instructions?

Problem: The Scalar Processor functionality is fixed (I.e. does not depend on the personality loaded on the AEs). How does the Scalar Processor know how to interact with user defined AE instructions?



Solution: The Application Engine instruction encoding space is partitioned into regions. Each region has predefined interactions with the Scalar Processor machine state (A and/or S Registers).

Example Application Engine Instructions	Instruction Operation	A/S Register Interaction
V4 ← S2 + V3	Add a scalar (S2) to each element of a vector (V3) and write the result to a vector (V4).	Send S2 to AE
A5 ← VL	Move vector length (VL) to an address register (A5).	Receive VL from AE

 A personality must select encodings for AE instructions based on the interactions between A/S registers and the AE instructions.



A Personality's Machine State can be Saved/Restored to Memory

- Each personality defines its own machine state
 - Machine state is simply the instruction visible register state.
 - The coprocessor's machine state is only saved to memory at instruction boundaries (I.e. once all executing instructions have completed).
- A common mechanism is used to save / restore machine state for all personalities
 - All personality machine state is mapped to AEG registers (Application Engine Generic registers).
 - A few pre-defined AE instructions allow access to AEG registers for the purpose of machine state save and restore to/from memory.
 - The following predefined AE instructions allow user defined machine state to be saved/restored:

MOV	AEGcnt, At	; Obtain the number of defined AEG registers
MOV	Sa,Ab,AEG	; Restore an AEG[Ab] register from an S register
MOV	AEG,Ab,St	; Save an AEG[Ab] register to an S register

 The operating system has one machine state save / restore routine used by all personalities.



Machine State in Memory enables Application Debugging

- Coprocessor machine state can be accessed (read and written) by the GNU Debugger (GDB).
- GDB can perform single step, run and stop at breakpoint instruction.

Term Term	inal 📃 🗆 🗙			
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp				
(qdb) disassemble 0x4031ab 0x4031d0				
Dump of assembler code from 0x4031ab to 0x4	031d0:			
0x00000000004031ab <main+219>: cmp</main+219>	l \$0x0,8427174(%rip)			
<pre>\$coprocessor_ok></pre>				
0x00000000004031b2 <main_+226>: mov</main_+226>	sd %xmm0.0xfffffffffffffe8(%rbp)			
0x00000000004031b7 <main_+231>: mov</main_+231>	\$0x1,%eax			
0x00000000004031bc <main_+236>: mov</main_+236>	sd %xmm0.0xfffffffffffffe0(%rbp)			
0x00000000004031c1 <main_+241>: mov</main_+241>	\$0x800130,%rsi			
0x00000000004031c8 <main+248>: je</main+248>	0x4031d3 <main+259></main+259>			
0x00000000004031ca <main+250>: tes</main+250>	t %rsi,%rsi			
0x00000000004031cd <main_+253>: jne</main_+253>	0x4033ad <main+733></main+733>			
End of assembler dump.				
(gdb) cont				
Continuing.				
[Switching to Thread 1084229952 (LWP 23911)]			
Breakpoint 2. 0x0000000000800le0 in cnv r	egion MAIN 1 ()			
(rdh) disassemble 0x8001e0 0x800200				
Dump of assembler code from 0x8001e0 to 0x8	00200:			
0x000000000008001e0 < cny region MAIN 1+17	6>: add.sg %a10,%a9,%a10			
0x000000000008001e8 < cny region MAIN 1+18	4>: ld.fs \$0(%a10),%v1			
0x000000000008001ec < cny region MAIN 1+18	8>: add.sq %a8,%a9,%a8			
0x00000000008001f0 <	2>: ld.fs \$0(%a8),%v0			
0x000000000008001f8 <regionmain1+20< td=""><td>0>: mul.fs %v1,%s2,%v1</td></regionmain1+20<>	0>: mul.fs %v1,%s2,%v1			
0x00000000008001fc <cny_region_main1+20< td=""><td>4>: add.uq %a0,\$0x58583a0 <_BLNK+8000</td></cny_region_main1+20<>	4>: add.uq %a0,\$0x58583a0 <_BLNK+8000			
0000>,%a8				
End of assembler dump.				
(gdb)				



Single Precision Vector Personality

4 Application Engine FPGAs / 32 Function Pipes vector elements distributed across function pipes

Load-store vector architecture with modern latency-hiding features

Optimized for Signal Processing applications



1-of-32 Function Pipes



A function pipe is the unit of data path replication

Same instructions sent to all function pipes (SIMD)

Each function pipe supports:

- Multiple functional units
- Out-of-order execution
- Register renaming



Single Precision Vector Personality FFT Performance

1-d FFTs 2-d FFTs 70 70 60 60 50 50 **s/dolj**30 Gflop/s 40 30 Convey HC-1 20 20 Nehalem + MKL Convey HC-1 10 10 —Nehalem + MKL, 8 cores 0 0 1M 4M 16M 64M 1 7 4K **16K** 64K 256K 128 256 12 1 7 2X 4 7 LO Number of Points **Number of Points**



Financial Vector Personality



Protein Sequencing Personality

4 Application Engines / 40 State Machines

Inspect Application ported to Convey HC-1 as joint project with UCSD

Application performs protein sequencing





Entire "Best Match" routine implemented as state machine

Multiple state machines for data parallelism (MIMD)

Operates on main memory using virtual addresses

Executes greater than 100 times faster than a single Nehalem core

In Summary

• The Convey Approach Provides:

- Virtual, cache coherent, global address space
- Instruction based FPGA compute model
- ANSI Standard C/C++/ Fortran high level language support
- Integrated debugging environment using GDB (text or GUI based)



 The Convey system allows users to develop applications as one would for standard CPU based systems.

