



A Low-Cost Chip Set for Broadband Powerline Communications at 200 Mbps

Chano Gómez, DS2

HotChips'20

August 24-26, 2008

Stanford Memorial Auditorium, Palo Alto, CA




What is Powerline Communications?



Powerline Communications is a technology that enables transmission of high-speed data over electrical lines.

What are the Applications?




Wall-plug is most common form factor



Why not simply Wireless?


Because Powerline provides connectivity where
Wireless 802.11n can't



Percentage of locations capable of delivering 10, 20 & 30 Mbps UDP streams with 0% PLR.
Test performed in 9 homes in urban areas in Europe. Source: DS2

Powerline Networking is a Challenging Technical Problem

- Electrical wires were never designed for high-speed transmission...
- Uncontrolled and (almost unpredictable) environment
- Impedance mismatch causes Strong multi-path effect
- Unknown, non-flat and non-stationary channel frequency response
- Electrical devices connected to the network generate non-gaussian, non-white, non-stationary noise
- Risk of EMC problems because of unshielded wires



Technical Features of Modern Powerline Communication Systems



Feature	Type	Why?
Frequency	2-32 MHz	Lower Frequencies are too noisy. Higher Frequencies have too much attenuation and FCC limits are too strict
Modulation	OFDM	OFDM systems can adapt to non-frequency-flat channels well.
MAC	TDMA	Time-Division Multiple Access provides better QoS than CSMA systems
PHY Data Rate	200 Mbps	Currently limited by available spectrum and available SNR
App Data Rate	120 Mbps	MAC, LLC and FEC overhead
Encryption	AES-256	To avoid eavesdropping by neighbours!

Dealing with the specific characteristics of the power line channel


Multipath Effect: Channel Response is Frequency Selective

Combination of original signal +
echo produce **stronger** signal at
frequency f_x


Combination of original signal +
echo produce **weaker** signal at
frequency f_y




How do received signals look like?



Spectrum of
Transmitted Signal





Spectrum of
Received Signal




Spectrum of
Received Signal
+ Noise


SNR Determines Optimum Modulation Scheme




Each sub-carrier is modulated according to the SNR in that frequency



Spectrum of
Received Signal
+ **Noise**




Spectrum of
Signal-to-Noise Ratio
(SNR)



Modulation Level used
in each sub-carrier

Block diagram of a powerline communications transceiver




Programmable QoS is Key

- Powerline networks are usually deployed in environments where packets may not have QoS tags (802.Ip, TOS, DSCP, etc)
- Powerline devices need to figure out how to assign priorities with limited information
- Goal: Allows device manufacturers and service providers to create custom QoS rules that are appropriate for the intended application.
- Example in pseudocode:

```
if ethernet.type == IPv4 then
  if ip.dst_address == 192.168.4.3 then
    powerline.priority = 6
  else
    powerline.priority = 1
else if ethernet.vlan == 5 then
  powerline.priority = 2
```
- Note: in practice this is done configuring registers (see next slide...)


Programming Prioritization Rules



AITANA™ Chipset



Block Diagram of a Powerline-to-Ethernet Bridge




DSS9101




Area	Description
Application	<ul style="list-style-type: none"> PHY, MAC & Network Processor
Standard	<ul style="list-style-type: none"> UPA (Universal Powerline Association)
Electrical information	<ul style="list-style-type: none"> LQFP176 Power consumption: 1.2W I/O Voltage: 3.3V Core Voltage: 1.5V
PHY	<ul style="list-style-type: none"> OFDM Modulation (1536 carriers) 2-32 MHz Programmable Carrier Notching Reed-Solomon + 4D-Trellis FEC Up to 16 remote devices
Data Rate	<ul style="list-style-type: none"> 200 Mbps (PHY layer) 120 Mbps (Ethernet layer) 128k packets/sec
Ethernet Switch	<ul style="list-style-type: none"> 802.1d compliant, supports STP 802.1Q compliant 32 MAC addresses Packet Snooping (IGMP, etc) Supports automatic repeating
Security	<ul style="list-style-type: none"> AES-256, AES-128, 3DES & DES Encryption Support for "One-Button Security"
QoS	<ul style="list-style-type: none"> 8 priorities Programmable prioritization rules
Embedded Processor	<ul style="list-style-type: none"> Tensilica Xtensa (160 MHz) SDK available
Interfaces	<ul style="list-style-type: none"> MII, 2 x SPI, I2S/TDM, 8 x GPIO, JTAG, UART
Technology	<ul style="list-style-type: none"> Toshiba SoC ADC, DAC, PLL provided by Toshiba




DSS9191 Block Diagram



Packet Flow inside the DSS9101



Example of Supported Modes




DSS7800




Area	Description
Application	<ul style="list-style-type: none">• AFE (Filter + Line Driver)
Electrical information	<ul style="list-style-type: none">• QFN48 7x7mm RoHS• 5V Power Supply• Power consumption:• Tx mode: 1700 mW• Rx mode: 685 mW• Idle mode: 15 mW
Features	<ul style="list-style-type: none">• Integrated Line Driver• Integrated Low Pass Filter (Anti-aliasing & Smoothing)• Power-down Control for each path• Programmable Low Noise Amplifier• Fully Differential• SPI Interface
Manufacturing	<ul style="list-style-type: none">• Austria Micro Systems

Transmission & Reception Mode




Network Performance

Ethernet Throughput in Mbits/sec




Test set-up: Two powerline adapters connected through flat channel attenuators in isolated network. Test software: Chariot (bidirectional data transfer). Equipment: DS2's DW2IP reference design (DSS9101 chip) and Devolo AV Easy (INT6300 chip). AC cycle: 60Hz.

What next?




200 Mbps
specification
over power lines

2006-2008



400 Mbps
specification
over power lines
(PowerMAX)

2008-2009



1 Gbps
specification over
power lines, phone
lines and coaxial cable

>2010



A Low-Cost Chip Set for Broadband Powerline Communications at 200 Mbps

Chano Gómez, DS2

HotChips'20

August 24-26, 2008

Stanford Memorial Auditorium, Palo Alto, CA

