FocalPoint II

A 300nS, 240 Gb/s switch/router



Agenda

Datacenter Interconnect Requirements FocalPoint I Status Update FocalPoint II (Bali) Overview



Anatomy of the Multi-Fabric Data Center

Inefficient islands add complexity and cost; limit scale-out



10GE: Unifying Datacenter Interconnect

Datacenter Ethernet enables full cross-sectional bandwidth and a single management domain over all three networks





Step 1: Solve Latency and Port Density

The world's most powerful 10G Ethernet switch chip



- Highest port density (24 10GE ports)
- Highest bandwidth (240Gbps)
- Lowest latency (200ns)
- Most scalable (fat trees, 1,000s of ports)
- Most integrated (single chip)

FocalPoint Evaluation Platforms

(The world's most integrated 10G Ethernet systems)



FocalPoint Status Report





Step 2: Routing & Network Performance

FocalPoint II (Bali) project goals





Architecture Enabling Circuits

Two key IP blocks demonstrate the virtues of the technology

7



Key Benefits:

www.fulcrummicro.com

- Easily integrates independent clock domains
- Provides 4x overspeed
- Reduces overall chip area





- 2x the speed of vendor cores (same size, density, yield)
- Reduces power consumption (based on activity)
- CAM circuit is close relative



FocalPoint I & II Architecture



www.fulcrummicro.com

FocalPoint I & II Latency Detail

Requirement: Full L3 latency less than 300nS with 360 MPPS Budget: 35 clock-cycle pipeline (2.6 nS / cycle) for all L3





FP II L2-L4 Packet Processing Pipeline



L2-L4 Packet Parsing and Manipulation



Filter & Forwarding (FFU) Organization

Input header keys

- Contains input fields
- Any key available to any and all banks

TCAM Organization

- 32 banks, 72 KB, 16k min rules
- Combine up to 32 banks
- SRAM encodes 1 or multiple actions
- Precedence in action combine allows multiple levels of nonorthogonal rules

Performance

- 1 gate delay per stage
- 6 stages per flop
- 6 clocks overall: 15nS of Latency
- 360 MHz





www.fulcrummicro.com

Topology Enhancements and Ethernet

13



An Ethernet switch uses a single spanning tree

- Networks should scale in a non-blocking fashion
- Spanning tree hashing and resilience

A Chip is not an Ethernet switch

- We may want to use one or many chips in a "switch"
- We need to link data plane port state between chips
- Multi-chip and multi-box link aggregation and management



Clos Architecture Theoretical Performance

- Significant Economic advantages are driving the move to Clos
 - 10x reduction in per port price
 - 10x reduction in latency
 - 2-8x increase in port density / BW
- All modern Clos architectures are really statistical multi-path, multi-hop networks
 - Examples are Infiniband (Mellanox), fiberchannel (Brocade), Ethernet (Fulcrum)
- · Clos architectures achieve ideal performance if
 - The path selection (often hashing) is sufficiently stochastic
 - There is enough over-speed in the system to compensate for any non-ideal path selection
 - There is enough memory per switch to compensate for collisions so that flow control is infrequent





www.fulcrummicro.com

FocalPoint II achieves new performance levels

15

All flow based systems face the same challenges





Simulated Clos Performance

- Standard Full Mesh
 - Each port sends to every other port in the system every cycle
 - Every packet is randomly assigned to a flow on its port
 - 2-32 flows per port simulated
 - 576-9216 system flows (288P)
 - 288P system is made from 36 24P switch chips in a Clos configuration
- Amount of over-speed from line card switching (24P line cards)
 - 3% in 288P Clos
 - 23% in 48P Clos
- Conclusion
 - 16 flows per port is nearly perfect in a 288P system (four flow is very good)
 - 1 flow per port is nearly perfect in a 48P system given the 23% overspeed



288P Full Mesh Performance



www.fulcrummicro.com

Congestion Control

- There are three drivers for congestion control enhancements in the enterprise datacenter
 - Storage & IPC traffic is highly loss and jitter sensitive

17

- Multiple traffic types, like storage and LAN, require different best in class congestion control practices
- Cost oriented fully integrated full bandwidth switch chips are required to use memory very efficiently
- As a result there is a race to produce lossless, non-HOL blocking, low latency fabrics with optimal bandwidth
 - Congestion control is being standardized by the IEEE in 802.1au and potential future working groups



Congestion Management and Scheduling Architecture

Traffic separation enables virtual switching



Egress Features



Multi-level scheduling Bandwidth groups with priority
Traffic distribution Deficit weighted round robin

Ingress Features



Flow Control Link & Per class pause
Static & Dynamic rate-limiting Pause pacing & policing



www.fulcrummicro.com

Bali Chip Plot



19

Thank You!

Uri Cummings

Founder, CTO uri@**fulcrum**micro.com



818.871.8100 www.fulcrummicro.com

26630 Agoura Road Calabasas, CA 91302



www.fulcrummicro.com

21