



Fault – Tolerant Design of the IBM POWER6[™]

Microprocessor

Kevin Reick, Pia N. Sanda, Scott Swaney, Jeffrey W. Kellington, Michael Floyd , Daniel Henderson IBM Systems Group, Austin, TX IBM Systems Group, Poughkeepsie, NY





- POWER6TM Overview
- RAS Goals
- New RAS Features
- Detailed description of new features
- Validation of resilience with proton beam accelerated testing
- Conclusions



POWER6 Core

- POWER6 offers ~2X the frequency of POWER5
- POWER6 extends functionality of POWER5 Core
 - Enhanced 2-way SMT with 7 instruction dispatch
 - 64K, 4-way I Cache; 64K, 8-way D Cache
 - Speculative load look-ahead and enhanced data prefetch
 - > 2 FXU, 2 FPU, 2 LSU, 1 Branch Unit
 - Vector Multimedia Unit (VMX)
 - Decimal Floating Point Unit

| 1 40.000 | ALL Y YES | יראיאטלר-קרחים | Dan - pages | ALL |
|----------|--|---|----------------------|---|
| | Bally BA | A DECEMBER OF A | | |
| | IDMCT | | and a second second | |
| | | G | | |
| | CONTRACTOR AND A CONTRACTOR OF A CONTRACTOR AND A CONTRACTOR A | | 100100 1000 1000 100 | Sector Annual Annual Sector |

POWER6 Chip Overview

- Ultra-high frequency dual-core chip
 - 7-way superscalar, 2-way SMT core
 - 9 execution units
 - 2LS, 2FP, 2FX, 1BR, 1VMX,1DFU
 - 790M transistors
 - Up to 64-core SMP systems
 - 2x4MB on-chip L2
 - 32MB On-chip L3 directory and controller
 - Two memory controllers on-chip
 - Recovery Unit
- Technology
 - CMOS 65nm lithography, SOI
- High-speed elastic bus interface at 2:1 freq
 - I/Os: 1953 signal, 5399 Power/Gnd



IEN



POWER6 RAS GOAL

- Technology Scaling
- Availability critical
- Consolidation increases impact of system outage

Dramatically increase ability to recover errors without system down time





IEM

POWER6 RAS EXECUTION

- Error Detection and Recovery requirements were specified during the High Level Design phase
- Firmware Recovery assists specified early
- The POWER6 RAS design was a collaboration between the System p and System z processor design teams
- POWER6 shares design methodologies and macros with the System z processor
- Many of the recovery techniques used in POWER6 were initially developed for the System z processor
 - Instruction Retry
 - > Alternate Processor Recovery
 - Core checkstop isolation

IBM STG

Functions to protect against Core errors

- Processor Instruction retry
 - > Retries instructions that were affected by hardware errors
 - Protects against intermittent errors
- Alternate Processor Recovery
 - If instruction retry encounters a second occurrence of the error. (i.e., Solid defect)
 - Moves workload over to an alternate/spare processor
- Processor contained checkstops
 - Limits impact of many processor logic/cmd/ctrl errors to just the processor executing the instruction

Error Detection is first step to Recovery

- 100% ECC protection for caches and interfaces
- >99% of small SRAMs and Register Files parity protected
- Dataflow protection
- Protocol checking between functional units
- Control logic protected by parity and consistency checking
- Floating Point Residue Checking
- Queue management (Underflow/Overflow)
- Architected Registers
- Store Data

| IBM STG | | | | IEM |
|----------|--|---|--------|-----|
| | | covery | | |
| Core 0 | Soft Error | Hard Error | Core 1 | |
| | RU Instruc Checkg gP1=0x1 CT=-0x1 | tion State point 4343433 2344324 | | |
| No Error | On Fault | | | |

Non Error Case

- Core architected state is check pointed at every instruction completion
- Circuitry checked every cycle

Intermittent Error Case

Core restarts from last check point

Hard Error Case

Hypervisor moves workload to an alternate core

IEN

- High levels of error detection and isolation were specified early in the design cycle
- Core checkstops fall into two categories:

Recoverable

IBM STG

Core Sparing moves the work to another processor
Non Recoverable

- The partition running on the core at the time of the fault is terminated
- ➢Other partitions are not affected
- Policy is set by the Hypervisor



IBM STG

Enhanced Cache Recovery

Single bit errors

- Soft errors are purged from the cache to force a refresh of the cell
- Hard errors will result in line delete. Reduces the risk of a double bit error

Multi bit errors

- Hardware will purge and delete the damaged location
- Firmware will dynamically de-configure the core attached to the defective cache



System Recovery of Cache UEs

Problem

- POWER6 systems employ System Recovery Code for Uncorrectable Errors detected in the Cache Hierarchy
- If cache location is damaged, the same code being used to recover the initial error could be damaged as well

Solution

- POWER6 has automatic purge and delete for L2 and L3 Cache UEs
- Non-modified lines are re-fetched from Main Store and recovered transparently
- Modified lines are frequently contained to affected application, occasionally resulting in partition outage.





IBM STG

Dynamic Oscillator Failover



- System running on Oscillator 0
- Fault Detected on Oscillator 0
- Switch to Oscillator 1 with no disruption to system operation.
 Eliminates a single point of failure from the system.

IEN

Beam Verification of RAS features

- POWER6 resilience was verified in running systems using two methods of accelerated testing:
 - 1. Alpha Particle emitters were added to the chip underfill. Used to test Latch and Array resilience
 - 2. Proton Beams were fired through the chip to test the resilience to high energy radiation





Conclusions

- World Class RAS Depends on:
 - Hardware
 - Error Detection
 - Error Isolation
 - Error Recovery
 - Firmware
 - Error logging and thresholding
 - Hypervisor
 - Intelligent policy decisions for different error scenarios
 - Tightly interlocked design between hardware, firmware and Hypervisor
- Small investment in chip real estate provided resilience to a wide range of soft and hard errors
- Use of fault injection to validate recovery effectiveness proved to be valuable
- POWER6 continues best of breed UNIX Processor and System RAS

Hot Chips 19

© 2007 IBM Corporat

