



Technology for Innovators[™]





Technology for Innovators[™]

🐠 Texas Instruments





Making**Wireless**

Walk thru the past in building ASIC "complex things"

- What killed us in the past??
 - Predicting performance and trends in applications
 - Verification many IPs / many teams
 - Hookup errors 100 IPs 10K to 100K signals
 - Arch /spec what is it you really wanted
 - Standards for power/security
 - Timing closure guidelines/predictability
 - Process advanced/models/stability
 - Analog/ESD and the integration of same

Technology for Innovators[™]

🐳 Texas Instruments

Making**Wireless**

OMAP/application modeling – ASIC 101..

- Level set architecture before "aircraft carrier gets going"
- System C based models
 - Processors
 - Accelerators
 - Caches
 - On chip interconnect
- Enough insight to predict direction
- About 1.5 year MAX prediction to tape
- We must understand and close in this time or die..
- We think things are IP or SOC not both ...

Making**Wireless**

What was new in the OMAP 3430 and why??

- Cortex A8 CPU
 - ARM v7 ISA
 - 2 issue very high clock/low power
 - NEON dsp/ float extensions..
 - First to deploy..
- Programmable DSP accelerators..
 - Audio/video/imaging
 - Flexibility/high performance
 - New 3G graphics core – Open GLS2.0
- Camera high speed interface
 - With sensor/lens preprocessing
- Latest and greatest displays
- Software upgrades from 2430
- 65nm 7LM LP TI process
 - Advanced process
 - Advanced power management
 - Only way to fit in all "stuff" and still be able to ship high volume..



OMAP 3430 ES1 Sept 2006

Technology for Innovators[™]

🐳 Texas Instruments

Making**Wireless**

Our ASIC – OMAP/Modems - Manage Power

- See first slides
 - Model
 - Use case scenario
 - Spreadsheet/and early model
 - Variables on chip
 - Voltage domains 4 to 10 to ??
 - On chip voltage 3
 - Interfaces Bring up/down
 - · Important to find a way to manage
 - Power off/good and State Machine
 - Standardize /automate or bug farms
 - Defined standards handling power and control
 - · Nobody can roll your own -

Making Wireless



Making**Wireless**

OMAP/Modem ASICs - Security

- Another standardization/requirement
 - GSM standard for my flash/modem authenticity and encryption
 - Digital contents Rights management standards
 - Secure transaction etc etc etc..
- Our ASICs
 - Designs must reflect a method of standardizing
 - Software/firmware/common platform
 - Hardware accelerators/on chip firewalls/propagated secure mode
 - We must insure no hackers in phones /apps this is real money ...
- Technique
 - Define well thought out mechanism and just evolve it
 - Do not break system/software migration- this is where TI \$\$\$

Making Wireless

Clocks/Reset/DFT

- This gets hard as designs get complex
- For TI ASIC
 - Many PLLs on chip 3 to 7 to ??
 - Standardize clock control structure/control
 - IP/top level constraints on CTS to close
 - One way to do reset asynchr. Rest/synch set -
- DFT
 - Always adapting to new standards
 - Achieve wireless <200 to 300 DPM and low cost test
 - Design must be defect density limited driven by volume

Technology for Innovators[™]

🜵 Texas Instruments

Application driven

Making**Wireless**

ASIP verification – IP and SOC – managing the bug farm...

Verification Process - checkpoints / audit / reviews

Regression Manager / Verification Dashboard – DV / Defect tracking

Verification Metrics - coverage, bugs, regression, formal, cycles, efficiency tracking

Functional Coverage driven Functional Sce

Functional Scenario driven

HVL test bench / scoreboard / checker / assertions

HDL test bench

Constraint random testing C/ASM based directed testing Directed and Random testing Same environment as chip level Reusable test environment Mimic chip level constraints Reuse from module Application threads Reusable stimulus Reuse module level Synthesizable test bench Operating System boot up Exhaustive black/grey box environment Hardware Chip Module/Block Subsystem

Technology for Innovators Texas Instruments



Making**Wireless**

Automation Tools – Avoid mistakes spec to tape

- Automated
 - Spec to SOC hookup and simple test read/write/reg
 - OCP centric IP and top level interconnect
 - Power / reset/control management
 - Configuration management/regression/progress
 - Legacy IP blocks
 - Standard tool flow RTL creation/track front end
 - Standard tool flow backend/floorplan/STA/closure
 - IP delivery and checklists/regression/





Making Wireless

Lessons learned OMAP 3430...

- What worked
 - Almost everything
 - Digital design becoming predictable just big verif tasks.
- What do we need to focus on
 - ESD still a bit of a black art better models/rules especially analog /complex/high speed I/O
 - Analog/digital integration "boundary" models
 - Routing/utilization/area prediction new tools
 - Packaging mixing analog/PM/RF/memory
 - Modeling especially analog/PM/RF/memory
 - Yet another process 45nm/32nm..

Technology for Innovators[™]

🐳 Texas Instruments

