

Programming and Performance Evaluation of the Cell Processor

Ryuji Sakai, Seiji Maeda, Christopher Crookes, Mitsuru Shimbayashi, Katsuhisa Yano, Tadashi Nakatani, Hirokuni Yano, Shigehiro Asano, Masaya Kato, Hiroshi Nozue, Tatsunori Kanai, Tomofumi Shimada and Koichi Awazu

Toshiba Corporation



Outline


Cell Processor

- SPE Scheduling
 - Programming Model
 - Real-time Resource Scheduler
 - Memory Bandwidth Reservation
- SPE Programming (H.264 encoder as an example)
 - SPE Programming Steps
 - Parallel Execution Model for Sub Modules
 - Evaluation of the H.264 Encoder
- Conclusions


Cell Processor

Heterogeneous Multi-core processor

- 1 Power Processor Element (PPE)
- 8 Synergistic Processor Elements (SPEs)
- 2ch XDR DRAM Memory



Multi-layered Programming Model



Copyright © 2005 TOSHIBA CORPORATION, All Rights Reserved.

Multi-layered Programming Model

SPE module

- Designed for parts of stream processing model
 - ex. viewing digital TV, trans-coding digital contents, …
- Multi SPE threads can be used to utilize multi SPEs

SPE thread

- An execution context running on an SPE
- Context save and restore can be applicable
 - Context includes SPE registers, LS, outstanding DMA requests

SPE overlay

- Text and/or data on LS can be replaced without intervention of PPE
- Symbol resolution is supported

Real-time Resource Scheduler

Extends existing OS running on PPE Existing OS only needs to implement glue codes to manage specific features of Cell Processor Schedules "Resources" with 2 sched. types Resources: SPEs and <u>Memory bandwidth</u> Sched. types: Time-shared and Dedicated Ensures real-time constraints of all SPE modules Detects whether scheduling is feasible or not

before accepting new SPE modules

Issue: Performance Stability

To stabilize performance, processing rate and data rate must be adjusted

- Processor performance increases continuously
 - 4-way SIMD processing requires 4 times wider bandwidth
 - Multi-core processor multiplies access rate by the number of cores
- Cell processor tackles this issue
 - SPE has 128 registers and high speed local storage
 - Bandwidth of 2-ch XDR DRAM is up to 25.6 GB/s

Leveling memory access to XDR DRAM is a key for performance stability

Peak memory access initiated by 8 SPEs exceeds even wide bandwidth accomplished by XDR DRAM

Ans: Memory Bandwidth Reservation

Resource Scheduler treats memory bandwidth as a time-shared resource


- Resources: SPEs and <u>Memory bandwidth</u>
- Bandwidth is only reserved while SPE thread is running
- Memory bandwidth can be specified as one of scheduling parameters of SPE module
 - Scheduling parameters:

The number of SPE threads, Processing ratio of SPEs, <u>Memory bandwidth</u>, Precedence constraints between SPE modules


- Real-time Resource Scheduler ensures that total bandwidth never exceeds max capacity of XDR DRAM
 - Keeping other constraints such as precedence constraints

ex. Trans-coder from MPEG-2 to H.264

2 trans-coders are running on a Cell Processor Focus on H.264 encoder in following sheets



Scheduling Image



 $Copyright @ 2005 \ \mbox{TOSHIBA} \ \ \mbox{CORPORATION, All Rights} \ \ \mbox{Reserved}.$


Evaluation on Cell Processor

- Performance monitoring features are implemented in Cell Processor
 - Hardware counters and event flags can be monitored and recorded sequentially


Performance monitoring tool is already available


- The tool is very flexible with configuration file
- SPE behaviors and utilization of memory bandwidth had been monitored
 - Utilization of memory bandwidth of H.264 encoders had been monitored
 - SPE behaviors are presented later

Utilization of Memory Bandwidth



Performance of H.264 Encoders





Outline

Cell Processor

- SPE Scheduling
 - Programming Model
 - Real-time Resource Scheduler
 - Memory Bandwidth Reservation
- SPE Programming
 - SPE Programming Steps
 - Parallel Execution Model for Sub Modules
 - Evaluation of the H.264 Encoder
- Conclusions

SPE Programming Steps

- Partition program code into sub modules
 - Not only for parallelization but also for overlay
- Implement sub modules by using the extended C
 - No assembler programming needed
 - Coding in high level language is important for performance tuning step
 - Since sophisticated algorithm easily applied, higher performance than assembler can be achieved
- Assign sub modules to the SPE threads
 - Also define program overlay order
 - Configure parallel execution scheme
- Performance tuning
 - Effectively repeats the cycle of evaluation, refinement and debugging for performance tuning

Tips for Implementing Sub Modules

DMA latency hiding

- Reorder the program segment execution
- Double buffer or execution queue techniques are useful


Effective use of 128 registers

- Use local (auto) variables and inline functions
- Loop unrolling in compiler optimization realize that local defined array can be allocated to register


Reduce the penalty of branch miss

Eliminate conditional branch by using logical operation or select instruction


Parallel Execution Model for Sub Module




Structure of H.264 Encoder



Partition the H.264 Encoder Code




Assign Sub Modules to the SPE Threads




Overlay by Frame Partitioning


Video frames are partitioned into processing units for pipelining and program code overlay.




3 Thread Execution Image



Evaluation of the H.264 Encoder **SPE Core Cycle Utilization**



Evaluation of the H.264 Encoder Memory Bandwidth by SPE Read



Conclusions

- Real-time Resource Scheduler with Memory Bandwidth Reservation can level memory access and stabilize the performance of SPE modules
- H.264 Encoder was successfully implemented on SPE thread and overlay programming environment, and evaluated
- Effectiveness of SPE scheduling and SPE programming is evaluated on "real" Cell Processor with performance monitoring tool
- Using this infrastructure, next generation's multistream media applications will be accomplished on the Cell Processor.
- Have fun programming on the Cell!