### **Impact of Variability on Power**

Sani R. Nassif IBM Research – Austin nassif@us.ibm.com

2

### Realities

Power has emerged as the #1 limiter of design performance beyond the 65nm generation.

Dynamic and static power dissipation limit achievable performance due to fixed caps on chip or system cooling capacity.

Power related signal integrity issues (IR drop, L di/dt noise) have become major sources of design re-spins.

### **ITRS Power Trends**



### Leakage Current "Predictions"



# Industry Views (Intel)





Net Seminar series Tektronix presents

Winter 2003

Tekt

SEND AS

EMAIL

5



# Trends and Needs

- Technology trends:
  - Power and Frequency are increasing.
  - $V_{DD}$  is decreasing ( $V_{TH}$  slower to manage leakage).
  - $I_{DD}$  increasing (reliability/electromigration!).
- Impact of these trends:
  - IR and L di/dt have more impact on noise.
  - V<sub>DD</sub> variation has more impact on delay.
- Critical need:
  - Understand supply induced noise variability and its future trends.

# Acknowledgements

♦ IBM's ASIC power delivery team:

 Raju Balasubramanian, Joseph Kozhaya, Bob Proctor, Erich Schanzenbach, Ivan Wemple.

Michael Beattie, Byron Krauter, and Hui Zheng for the package variability analysis.

Juan Antonio Carballo for power grid planning.



9

# Variability Sources

#### Physical



- Changes in characteristics of devices and wires.
- Caused by IC manufacturing process & wear-out (electro-migration).
- $\diamond$  Time scale: 10<sup>9</sup>sec (years).

#### Environmental

- $\diamond$  Changes in V<sub>DD</sub>, Temperature, local coupling.
- Caused by the specifics of the design implementation.
- Time scale:  $10^{-6}$  to  $10^{-9}$ sec (clock tick).

### Variability Time Scales



# Variability Distribution

#### Physical

- Die to die variation
  - Imposed upon design (constant regardless of design).
  - Well modeled via worst-case files.
- Within-die variation
  - Co-generated between design & process (depend on details of the design).
  - Example: Via resistance variation vs. via density.

# Environmental

Only makes sense within-die.

### Variability vs. Uncertainty

- Variability: known quantitative relationship to a source (readily modeled and simulated).
  - Designer has option to *null* out impact.
  - Example: power grid noise.
- Uncertainty: sources unknown, or model too difficult/costly to generate or simulate.
  - Usually treated by some type of worst-case analysis.
  - **Example:**  $\Delta T_{OX}$  within die variation.
- Lack of modeling resources often transforms variability to uncertainty.
  - Example: switching probability assessment.

## **Uncertainty in Design-Process**

- Design uncertainty:
  - Portions not yet defined.
  - Changes in specification.
- Modeling uncertainty:
  - Lack of detail in models.
  - Pessimism/conservatism.
- Processing uncertainty:
  - Manufacturing noise (∆L, V<sub>T</sub>).
  - Changes as technology matures.
  - Accuracy needed relatively late in the design cycle.



# Variability & Uncertainty

In the power delivery area, large amounts of uncertainty exist (more than for timing...).

Circuit activity is seldom known well enough to allow accurate prediction.

Relatively well known fact.

Little is known on the dependence of the various components of power on technology and its variability (hence this tutorial).

15

### Outline Introduction Variability & Uncertainty Power Delivery Components Circuits (power dissipation) Decoupling Capacitance On-Chip Power Grid Package Tool Requirements Conclusions

# Power Delivery Components

© Nassif, HOTCHIPS 2005

Board



# **Power Delivery Components**



# Power Variability Components

- Board level, <u>not addressed</u> in this work.
- Package level.
  - Variability in package parasitics (R & L).
- On-Chip Power Grid level.
  - Variability in grid parasitics (R).
- Circuit level.
  - Variability in static and dynamic power consumed.
  - Variability in decoupling capacitance.

# **Example: Power Grid Noise**

- Grid is predominantly resistive.
- Package is predominantly inductive.
- Load is modeled as a current.
- Other circuits ~ lossy decoupling capacitance.









### Some Source of Power Variability



24

# Outline Introduction Variability & Uncertainty Power Delivery Components Circuits (power dissipation) Decoupling Capacitance On-Chip Power Grid Package Tool Requirements Conclusions

### **Circuit Power Dissipation**

- Circuits dissipate power when performing function.
  - P ~ α f C V<sup>2</sup>
  - C is a combination of wire and device capacitance (different sources of variability!).
  - V is the power supply (more than one may exist on a chip).
  - f is the frequency of operation.
  - The α factor models switching frequency & second order effects (e.g. short circuit current).

### **Circuit Power Breakdown**

- For a modern digital system, power can be broken down by major type of component.
  - Clock distribution and latches. 1-----
  - Data-Path and custom logic. 2.
  - Arrays and Memories. 3.
  - Random Logic (cell based). 4.
  - Embedded cores (recursive). 5.



Each design has a different breakdown, so generalizations are not very useful.

### **Component Power Characteristics**

Each type of component lends itself to a specific form of power estimation, and hence power variability estimation.

Example: Clocks.

- Large amount of power (C ↑).
- Highest frequency in the chip (f  $\uparrow$ ).
- Highest switching probability ( $\alpha \uparrow$ ).
- Variability from technology, V<sub>DD</sub> and from design specifics (clock gating).

### **Component Power Variability**

Rough breakdown of sensitivity to variability by component (mostly based on my opinion).

Denote highest 2 components... (YMWV).

	α	C wire	C device	V	f
Clock		X		X	
Data Path	X		X		
Arrays		X	X		
Random Logic	X		X		

# Specifics: Random Logic

- Probably the hardest of the various components to analyze.
  - Inputs usually ill specified, requiring higher level architectural simulation in order to properly assess.

BUT... <u>usually</u> a modest portion of overall chip power (for μ-Processor like designs).
 Not often worth the effort except for designs with a large synthesized portion.

# Example: ISCAS C432 Circuit

- Small combinational-only circuit.
  - 37 inputs, 7 output.
  - 160 gates, (1 AND 8, 3 AND 9, 64 NAND 2, 1 NAND 3, 14 NAND 4, 19 NOR 2, 40 NOT, 18 XOR 2).

Strategy: explore process/pattern dependence.
 Could have also looked at V<sub>DD</sub> and T!
 Pattern: apply 50 random patterns (@1GHz) with 20% of the bits changing each cycle.
 Process: apply 58 unique sets of MOSIS 0.18μ CMOS parameters (represent wafer averages).

# Example: I<sub>DD</sub> Waveform



### **Example: Detail Waveform**



### Pattern Influence Metric

◆ Compare peaks within each clock cycle.
■ Highest vs. lowest peak ∀ clock cycles.



# I<sub>DD</sub> Peaks Per Clock Cycle

♦ Maximum absolute value of I<sub>DD</sub> ∀ clock cycle.
 ♦ Max/Min range indicates overall influence.






#### Conclusion

For random logic, switching pattern dominates the variability.

• Knowing the activity factor ( $\alpha$ ) is crucial.

Since the process dependency is weak, higher level simulation (i.e. not Spice) can do well.

 Details of process dependence can be abstracted away without too much loss of information.

♦ We have not looked at V<sub>DD</sub> and Temperature!

# More Conclusions

For other components in the design, special purpose estimation techniques can be used to reduce the task to a few representative circuit simulations.

Example: cross-sections of a RAM + overall expected activity factors.



## **Decoupling Capacitance**

- MOSFETs have intrinsic and extrinsic linear and non-linear capacitances.
- When a circuit is not active, these capacitors act as a reservoir of charge which can be supplied to neighboring active circuits.

### **Decoupling Example: Inverter**



- With the input True, certain capacitors are discharged, while others are charged.
- The charged capacitors are the ones that can act as decoupling.
- Total decoupling capacitance depends on <u>topology</u> and on the <u>state</u> of the circuit.

41

### **Intentional Decoupling Capacitors**

- Designers often add "intentional" decoupling capacitors.
- A possible design might use the C<sub>GX</sub> components.
- Relatively easy to characterize, so will not discuss further in this work.

#### **Decoupling Capacitance Estimation**

Heuristic method may rely on total device area (~ total capacitance) and de-rate it by some factor to account for the fact that certain components are charged / discharged.

$$\bullet C_{d} = \alpha_{N} \Sigma A_{N} + \alpha_{P} \Sigma A_{P}$$

 A represents device area, α is the derating factor.

Summations over all devices.

A more precise method can rely on simulation.



# Simulation Example

#### Same ISCAS C432 combinational circuit example.



#### Pattern Dependence

◆ 64 different random input patterns, get R/C for each.



#### **Decoupling Capacitance Variability**

- Variables of interest:
  - Technology
  - Circuit State (DC input pattern)

 Technology modeled via same collection of 58 sets of MOSIS 0.18μ parameters representing lot averages as used before.

State modeled by a random sample of 64 unique input vectors.

#### **Capacitance Variability Analysis**

Capacitance is <u>approximately constant</u> with respect to both process and pattern.

**Coefficient of variance (** $\sigma/\mu$ **) is less than 2%.** 



#### **Resistance Variability Analysis**

Resistance varies substantially with respect to both process and pattern.

Note that Resistance = Leakage!







52

#### Conclusions

- Decoupling capacitance can be estimated using a simple AC analysis.
- The capacitive part of the decoupling capacitance of a circuit is ~ constant.
- The resistive part of the decoupling capacitance of a circuit depends strongly on technology and weakly on circuit state.
  - For certain types of analyses, however, the resistance may <u>not be needed</u>.
  - BUT... Resistance variations are useful to assess leakage variations.





# **On-Chip Power Grid Variability**

- Determine contribution to IR drop variability of various grid system components:
  - Grid wires.
  - Package resistance.
  - Spatial power consumption (design).

Methodology:

Perform a Design Experiment, measure total voltage drop (differential) and create a linear model with respect to design parameter.

# Design Experiment

3 x 3 C4 region.
~1500 x 1500 μ.

6 levels of metal
 Two at 1x, two at 2x, and two at 4x thickness.

 Both VDD and GND wires included.

Nominal drop of 10% of  $V_{DD}$  at the center.



57

# **Power Grid Wires**

 $\infty$  M1, M2
 15% density
  $\rho = 0.08 \Omega/\Box$ 
 $\infty$  M3, M4
 20% density
  $\rho = 0.04 \Omega/\Box$ 
 $\infty$  M5, M6
 25% density
  $\rho = 0.02 \Omega/\Box$ 

#### ♦ Used a 10% tolerance in grid resistivity.

 Since the goal is to build a model, exact values are not important. Relative importance of the various effects is.

Package resistance taken as 0.25Ω per pin with a 10% tolerance (remember for later...).



# Example Output: V<sub>DD</sub> Distribution





#### **Experiment Structure**

- Used Latin-Hypercube sampling to generate a sample of 200 uniformly distributed parameter settings for:
  - Metal sheet resistivities.
  - Local and Global loading parameters.
  - Package per-pin resistance.

Larger sample sizes produced essentially the same results!

© Nassif, HOTCHIPS 2005 **Results: Model Fit** dif 930.00 dif Z m< 928.00 error 926.00 Modeled 924.00 200 922.00 simulations 920.00 918.00 916.00 Modeled  $V_{DD}$  at 914.00 center as a 912.00 910.00 linear function of 908.00 the various 906.00 design variables. 904.00 Residual 902.00 900.00 × 10<sup>-3</sup> 930.00 898.00 920.00 925.00 915.00 900.00 905.00 910.00 Simulated (mV) 61

# Results: Model Coefficients

Variable	Coefficient	<u>Nominal</u>	Normalized
♦ M1	0.000994	0.08	0.00008
♦ M2	0.008102	0.08	0.00065
♦ M3	0.006799	0.04	0.00027
♦ M4	0.003414	0.04	0.00014
♦ M5	0.054165	0.02	0.00108
♦ M6	0.076293	0.02	0.00153
Package	0.323526	0.25(16)	0.00506
B-center	0.593441	0.002	0.00119
B-local	0.504067	0.002(8)	0.00101
B-global	0.058480	0.002(72)	0.00012

© Nassif, HOTCHIPS 2005 **Relative Impact** M3 -2% M1 M2 B2 1% 5% M4 9% 1% B1 M5 8% 9% **B**0 10% M6 13% Package has the largest relative impact on IR drop! C4 42% 63

64

#### Conclusion

Power grid variability (DC) can be readily assessed by performing a designed experiment.

A similar analysis can be done for AC.

Lower levels of metal are less variation sensitive than higher levels.

Package parasitics play an important part in the overall variability.



# Package Variability

Packages are composed of wiring planes, sometimes with embedded discrete decoupling capacitors.

Dimensions are such that R and L are important, but C is not.

To first order, manufacturing variability in R is ~ resistivity. Variability in L is much smaller.

BUT... packages are rarely symmetric so the systematic variability from one pin to the other becomes dominant!

# Package Variability Estimation

- Used an in-house tool to extract equivalent resistance and inductance for each C4 of a typical mid-range ASIC package.
- Tool is based on detailed layout extraction and uses an L<sup>-1</sup> formulation to perform accurate full-package inductance extraction.
- Processing time for full package: ~3 hours.
  This is a very hard problem!

## **Example: Package Statistics**

Package Size : 23mm X 23mm Chip Size : 10mm X 10mm Layers :17 ♦ Top Pins : 129 VDD + 261 GND Bottom Pins : 36 VDD + 80 GND # of shapes :~ 80,000 R extraction time : 0.5 min L extraction time : 156 min

# **V<sub>DD</sub> Pin Systematic Differences**



#### inductance (pH)



#### Systematic Resistance Variations



## Systematic Inductance Variations



# **GND** Pin Systematics: Resistance


### **GND** Pin Systematics: Inductance



74

#### Conclusion

Package parasitics (for high performance packages) have systematic variability that is large compared to expected manufacturing tolerances.

Not being able to assess such variability makes it an <u>uncertainty</u> and may cause excessive over-design!

The lack of automated full-package analysis tools is a huge problem in this area.



# Power Grid Design Trends

- Increasing number of levels of metal.
  - More degrees of freedom for tradeoff between interconnect and power.
  - More effort in grid design.
- More design restrictions on wires (Cu, CMP).
  - Example: maximum width, metal density, oxide density within metal area, etc...
- Package design choices critical:
  - More package power pins (fixed I<sub>MAX</sub> per pin).
  - Area array (distributed) versus wirebond (edge).
  - May need to correct for systematic errors on chip.

77

## Power Grid Design Issues

- Power grid design:
  - Done before detailed implementation starts.
  - Spatial power requirements approximated.
  - Impacts implementation of all Physical Design components.
    - Placement of high-power devices (I/O, clock, arrays).
    - Placement and allocation of decoupling caps.
  - "Interface" between power distributions costly.
- Result:
  - Rampant over-design.
  - 15 to 20% of wiring resources needed.

## **IBM Power Grid Planner**

To help explore options early in design cycle.
Tool needs to be very fast (interactive).

#### Typical questions:

- Can a grid with X% metal density handle P watts per square mm?
- How much decoupling cap does an I/O buffer need? How close does it need to be?
- How much reduction in L di/dt do I gain by introducing deliberate skew?

#### **IBM Power Grid Planner**



## **IBM Power Grid Planner**

#### Lots of Visualization and Analysis...



81

## **Other Tool Requirements**

- As mentioned previously, automated full package analysis is a necessity!
  - Current tools require large amounts of engineering to produce results.
- Decoupling capacitance modeling is not recognized as a first-class problem.
   Yet decoupling matters a lot for L di/dt.



83

## This Talk

Defined variability and uncertainty.

Delineated components of the power delivery system.

Illustrated several techniques for analysis and estimation of power delivery component performance and variability.

#### Conclusions

- Power grid noise and its variability depends on both:
  - Technology factors.
  - Design specifics.

Recent design trends result in a need to:

- Perform early power delivery design.
  - Packaging technology and package selection.
  - Density and Distribution of routing resources.
  - Decoupling capacitance allocation.

85

# Some Open Issues

Coupling of power and timing analysis.

- Placement (PD), clock design, and power delivery analysis integration.
- Chip/package analysis and interaction.
- Vector-less Chip-level power estimation.
  - Design flows need early power analysis and decoupling estimation steps.
- Coupling of power and thermal analysis to improve reliability estimation.