





- Opteron provides for up to 8-way 'glueless' SMP solution
- Opteron has very good Scaling to at least 4-way
- Performance of important commercial applications is challenging above 4-way due to:
 - Link interconnect topology (wiring and packaging)

4

- Link loading with less than full interconnect
- Going above 8-way needs both:
 - Fix to number of addressable elements
 - Better interconnect topology

NEWISYS







HORUS – Our custom ASIC

- Horus solves
 - Scalability (to 32 sockets) using Coherent HT links
 - Remote memory access latency (RDC, 64MB)
 - Local memory access latency (DIR, 50% sparcity)
 - Remote link bandwidth usage (RDC & DIR)
- Horus provides RAS features equivalent to those present in large RISC/UNIX systems using Opteron industry standard servers
- Horus extends every glue-less SMP feature of Opterons to multiple quads.

A SANMINA-SCI COMPANY

MMIO, PCI-Conf., PCI-IO, Locks, System
 Management, Interrupts and SEM
 NEWISYS*





Other system features in HORUS Partitioning Programmable protocol engine Highly configurable with configuration

• Highly configurable with configuration control registers

10

- Reliability features
- Machine check features
- JTAG Mailbox
- Performance counters


NEWISYS


Vital Statistics

- Technology: 130nm, TSMC, LVOD
- Core frequency: 500MHz
- Die size: 19mm x 18.3mm
- Gate count excluding memory: ~ 10 Million
- Transistor count excluding memory: ~ 38 Million
- On-chip repairable SRAM size: 3.75 MB (from Virage)
- Verilog LOC: ~ 115K + 50K (auto generated) + 20K (verilog libraries)
- Verification LOC: > 700K (Vera, Java, C++)
- IO pin count: 730
- P&G pin count: 479
- Expected power consumption: 35 to 45 W
- Hardmacros: HT, SerDes, PLLs (from Artisan)
- Current Status: Taped out and in TSMC fab
 - » Bring up and system validation in Fall 2004



NEWISYS[°]






System Management

- Horus provides Coherent memory interconnect building blocks, but a complete solution to the single SMP system requires more:
 - Embedded Service Processor and special interconnect hooks
 - Two Service Processors with independent System Management code
 - one primary and one redundant in each system.
 - System Management code deals with configuration control, partitioning, various RAS issues and managing the various hardware hooks for Power On/Off, Reset, Hard and Soft IPL, HT Stopping and Restarting, etc.

14







Summary


- Horus is based on AMD's Coherent HT protocol
 - Relies on Home based, single point line synchronization
- Horus extends AMD's protocol by
 - Significantly increasing the size of the largest systems
 - Introducing a Remote Data Cache for rapid presentation of cached data
 - Adding a Remote Directory for probe filtering
 - Providing RAS at the level expected of enterprise class servers
- Horus remote link technology allows distinct quad implementations, using industry standard parts, to be coupled into very large SMP implementations
- Newisys is building systems based on Horus














Scalability
 One Horus chip in each box. And each box can have upto 4 Opteron sockets (aka Quad) Horus uses Coherent HT protocol to talk to Opterons
• Using Horus and IB cables, different quads with independent clock and power domains are connected via remote links
• The protocol extensions used on remote links enables us to run Coherent protocol on cables
 Horus looks just like an Opteron to other Opterons in the quad and it abstracts all other Opterons (CPUs, MCs and IOs) in remote boxes
 Horus has the protocols necessary to maintain coherency across all quads

Remote memory access latency

• Horus supports 64MB of Remote Data Cache (RDC). Requests to Memory lines that hit in RDC will result in the transaction completing


4.7x faster than not having RDC

- The cache is implemented using off-chip SRAM (500MHz or 250MHz DDR)
- The tags for the RDC are on-chip
- Only data whose home is located in remote quads is cached in RDC



NEWISYS


SANMINA-SCI COMPAN



23

- Horus also has a Directory that keeps track of the state of local memory lines
- For each local memory line that is cached remotely Horus maintains its state (Shared, Owned, Modified) and Occupancy Vector
- Directory is sparse and will cause eviction of memory lines from remote quads if needed
- For requests from local CPU accessing local memory a miss in Directory will cause the transaction completing 3X faster than not having Directory

24



Miscellaneous Features

- Apart from handing transactions targeted at DRAM address, Horus handles transactions to local and remote MMIO, PCI-Config, PCI-IO, Locks, System Management, Interrupts and SEM
- All functions supported by the Opterons for glue-less SMP are extended by Horus across multiple boxes

26

Partitioning Hardware hooks present in Two unequal partitions Horus to allow dynamic partitioning on remote links. AMD Opteror AMD AMD AMD Support is required in OS to Horus Horus achieve dynamic partitioning • Full hardware support present AMD Opter AMD in Horus to hot plug and unplug remote links. Horus can interrupt SP on hot plug, unplug and errors on remote links • Static partitioning can be done on both local and remote links. BIOS can program HORUS to enable/disable different remote links • Horus can't stride multiple partitions. Horus and Opterons have features to fence one partition from another partition NEWISYS

27

