The BCM2132 GSM/GPRS Handset Baseband ASIC with Integrated EDGE and Media Functions

Nelson Sollenberger Li Fung Chang Paul Lu



^{Connecting} everything[™]

BCM2132 Capabilities

- Four-slot EDGE/GPRS airlink for high-speed data communications at over 200 kbps
- Low-overhead incremental redundancy architecture
- VGA and 1.3 megapixel digital camera interface
- 18-bit color LCD display interface





Connecting

BCM2132 Integration

- ARM9 microprocessor with 8k/8k caches & 16k/16k tcm's
- Teaklite DSP
- NOR/NAND/SRAM/SDRAM support
- Hardware Acceleration for equalization, channel coding & ciphering
- Mixed signal for audio and modem interfaces
- GSM FR/EFR/HR/AMR + echo canceling & noise suppression
- Dedicated VGA or 1.3 Mpix camera interface
- Graphics Engine & color LCD support
- DMA controller
- MMC, USB, and stereo DAC interfaces

Connecting everything[™]



BCM2132



Copyright 2003 Broadcom Corporation. All Rights Reserved.

BCM2132: Outline

- EDGE overview
- EDGE implementation
- Incremental Redundancy functions
- Media functions





Connecting

EDGE Best-Effort Data Airlink

- Evolution of GPRS airlink for high-speed data applications
- Adaptive modulation/coding
- Incremental redundancy
- Up to 3x the bitrate of GPRS for best effort data
- 8-PSK/GMSK at 271 ksps in 200 KHz RF channels
- Supports 9 modes at 8.8 to 59.2 kbps per time slot
- Supports peak rates over 200 kbps with 4 time-slots



Connecting

EDGE Airlink Multi-mode Air Interface

Scheme	Modulation	Maximum rate [kb/s]	Code Rate	Blocks per 20 ms	Family
MCS-9	8PSK	59.2	1.0	2	Α
MCS-8		54.4	0.92	2	Α
MCS-7		44.8	0.76	2	В
MCS-6		29.6 / 27.2	0.49	1	Α
MCS-5		22.4	0.37	1	В
MCS-4	GMSK	17.6	1.0	1	С
MCS-3		14.8 / 13.6	0.80	1	Α
MCS-2		11.2	0.66	1	В
MCS-1		8.8	0.53	1	С



Connecting everything[™]

EDGE Traffic Channel Performance



Copyright 2003 Broadcom Corporation. All Rights Reserved.

Connecting

EDGE Traffic Channel 1 RX-slot Throughput



Copyright 2003 Broadcom Corporation. All Rights Reserved.

Example: Coding and Puncturing for MCS-3



Copyright 2003 Broadcom Corporation. All Rights Reserved.

Incremental Redundancy (IR)

- Send redundancy only if necessary
- Generalized Type-II ARQ
- Example



EDGE Processing

• ARM9 at 78/104 MHz supports:

- Protocol stack
- L1 physical layer control
- Incremental redundancy control

• Teaklite at 78 MHz supports:

- Equalizer preprocessing and control
- RX data formatting
- TX formatting and hardware control
- Power control
- Gain, frequency and time tracking
- Measurements of desired and neighbor signals



Connecting everything™

EDGE Accelerators

Message Processor for channel coding on ARM9

- Supports all EDGE modes
- Supports 4 slot RX operation

• MAP Equalizer for 8PSK & MLSE for GMSK on DSP

- Provides robust performance for all EDGE/GSM modes
- 3 stage for 8PSK: Feed Forward, Viterbi, & DFE

GMSK/8PSK modulator

- 4.3 MHz sampling minimizes analog requirements
- GMSK & 8PSK are software selectable





Connecting

Processor Performance

About 10 MIP's per RX time-slot required on DSP

- Equalization performed in dedicated accelerator

 About 2 MHz per RX time-slot required on ARM9 for the IR functions

- Channel decoding performed in dedicated accelerator

- Equalizer and Channel coding accelerators are pipelined with DSP and ARM9 processing for multislot reception
- About 10 MHz per RX time-slot on ARM9 for protocol stack and L1



Connecting everything[™]

BCM2132 IR Module Arch

- Place IR & channel coding on ARM9 + message processor channel coding accelerator
 - Order of 1 Mbit of IR memory is placed as a dedicated part of ARM's external SRAM
- Minimize/avoid IR messaging between layers
- Tightly coupled IR control processing with block combining, header & data decoding & IR memory management under L1:
 - Optimize real-time performance
 - Shield RLC from IR hardware/memory detail



Copyright 2003 Broadcom Corporation. All Rights Reserved.

Connecting

L1 Function

Perform IR

- IR control, IR memory management, header interpretation for combining
- Deinterleave, Depuncture, combine, decode performed in hardware

Maintain needed ARQ states for IR

- IR module will track receiving state number and received block bit map
- No extra messages are needed since RLC will automatically be synchronized by receiving correctly decoded data blocks
- Any correctly decoded headers as well as data blocks are passed to RLC/MAC



Connecting

Incremental Redundancy Architecture



BCM2132 Camera System



Copyright 2003 Broadcom Corporation. All Rights Reserved.

Camera Interface

- VGA or 1.3 Mpix support
- Internal line buffering
- YUV to RGB conversion
- Dithering
- Zooming & block selection
- DMA interface





LCD Interface

- Internal buffering for high performance & lower ARM9 overhead
- Up to 18-bit color
- Color expansion with programmable palette function
- Color dithering
- DMA interface, including link list support for very low overhead viewfinder mode & image capture



Connecting

BCM2132 EDGE Baseband



0.25 technology ~ 10 x 10 mm die 12 x 12 package 256 pins



Connecting

Conclusion

- BCM2132 is first baseband ASIC with 4-slot EDGE capability and supports over 200 kbps RX
- Integrated Mpix camera & color LCD modules and ARM9 computing support single chip multimedia GPRS/EDGE handset solutions
- Hardware acceleration for complex 8-PSK equalization and channel decoding supports very low MIPs in the DSP and saves power
- Incremental Redundancy architecture reduces inter-module signaling, reduces overhead, & supports simple use of external SRAM for the large required buffers



Connecting