MARAM

Novel Memory Architecture for System Level Integration

David Sherman VP Engineering Alpine Microsystems, Inc <u>dsherman@alpinemicro.com</u>

Presentation Agenda

- Background: Introduction to System Level Integration
 - Overview of base technology
 - Distinction from previous modular technology
 - Physical & Electrical requirements & characteristics
- Justification for MARA[™] concept & DieCore[™]
- Architecture of the MARA SM & the MARA DM
- System Uses for MARA Memories
- Conclusion, Status of SLI Initiatives

System Level Integration

• What is it?

 Up to 8 (or more) high value die on a single high quality Silicon modular assembly. Complements and extends SOC capability.

• What it is not:

- "Multi-chip package/System in Package".
 MCP/SiP is usually 2-3 smaller standard ICs with perhaps a few passives, on a lower quality organic laminate
- Traditional "MCM-D multi-chip modules".
 These suffer from compound yield problems, difficult test, fabrication & repair = \$\$\$\$

<u>Alpine MicroBoard</u>[™]<u>**Architecture**</u>



MicroBoard Integration Advantage

- MicroPallet[™] carrier yields like a packaged part
 - Use package part test vectors,
 - Perform burn-in before assembly of complete MicroBoard
 - Break up and distribute complex routing problems
 - No compound yield loss (final flip-chip assembly is >>99% yield)
- Mix & match different process technologies,
 - DRAM, logic, SiGe, Flash, GaAs,
 - Eliminate "Frankenstein process" which integrates these on single die
 - Each IC (or DieCore) is separately processed, tested and yielded (Contrast with SoC: Process cost & yield hit of complex process is shared by every core for SoC)

DieCore Memory Attributes

- Flexibility
 - Small granularity similar to embedded cores
 - multi-porting & multi-banking for many data consumers
- High bandwidth & Low latency
 - Wide words to achieve bandwidth similar to embedded memories. Latency should be comparable to embedded.
- Low power

In both embedded & co-designed cases proximity leads to lower capacitance & therefore lower power.

MARA Static Memory (SM) Architecture



Alpine Microsystems Beyond SoC

MARA Static Memory Key Features

- Flexible port configuration
 - configure I/O's 6x36 or 3x72 or 1x144 + 2x36 or
- High Bandwidth
 - Slow corner 500MHz Clk, 1Gbit data DDR
 - Typical corner 650Mhz Clk, 1.3 GBit DDR
- Low Latency:
 - 2 Clk latency to return of data burst
 - Port speed flexibility "Bandwidth Impedance matching" Run each data port @ 2x, 1x, 1/2x, 1/3x Clk independently Burst length 1,2,4,8 per command, per port
- Backward compatibility modes:
 - Configure as Quad port "QDR-like" with snoop,

72 wide triple port DDR, 72 wide triple port ZBT, etc

MARA Static Memory Key Features (2)

- No Bus & Bank contention
 - Variable late write collision-less QUAD port operation. Any address can control any DQ port
- Low Power
 - ~1.3W (estimate) max total power @ 500MHz (1Gb),
 .5W in core for typical .18u process fully utilized banks
 - 216 I/O's w predrivers & load consumes another .8W peak
- Low Noise I/O:
 - Small swing, HSTL-like. No static termination power, CD/CQ source synchronous strobes
- High testability:
 - JTAG 1149.1 Boundary Scan w MemBIST for in-situ self testing for "always on" networking cards
- Pass-thru feature:
 - Snooping traffic, immediate shared data between processes

MARA Dynamic Memory (DM) Architecture

High Speed DDR Compatible DRAM



<u>Note:</u> This is a block diagram, drawing is for architectural clarity. The bus & Xbar logic actually imposes <u>only a small die size penalty</u> due to Alpine bump density.

MARA Dynamic Memory Key Features

- 64 Mbit
 - Small die to match embedded DRAM granularity
- Flexible I/O
 - QUAD 16 or 32 bit ports, dual 64, one 128 bit port
- Flexible Core
 - 16 banks, in 8 groups of 2.
 - Each port gets entire memory. Or, Each 32 bit port gets it's own quad bank 16Mbit memory.
- Quad independent address/control port
 - Each data port gets it's own control bus for maximum design utility
- High Bandwidth
 - 128 bits wide to match embedded width 12.8 GByte/Sec/part
 - typical bin is 800 Mb DDR data, i.e 8x Rambus Direct per part
- Low Latency: 21 nS to random data, <30nS random cycle

Dual NPU w "Super-QDR"



Save 8 SRAMs from your design





Quad NPU module (2)

It is now possible to economically design a <u>2 NPU 1 Die SOC w 4 MBit shared L2 cache.</u> (Someone has)

But that also means,

It is now possible to economically design a <u>4 NPU 7 Die SLI w 320 MBit shared L3 cache.</u> (Someone will, is it you?)

This illustrates a <u>fundamental point</u>.....

SLI technology gives a permanent 1-2 generation advantage to those who use it

Generic SLI Standard Parts

CPU Die is co-designed with Mara SM & Mara DM to optimize the cache sizes on die. For example larger L1 on die, Mara SM is L2, Mara DM is L3 & working memory.



memory core size. Not tied to particular CPU architecture.

I know you have been wondering.....

MultiportedFlexibility at system levelArrayedSmall, distributed multi-ported macrosRandomNon-blocking access from each portAccessWide & low latency

Memory 1st DieCores are memories because most generally useful.

<u>9M MARA Static Memory</u> is scheduled for <u>tapeout Sept 2001</u>. Samples in Q4. **18Mbit** version samples in Q1. **64M MARA Dynamic Memory** design with major DRAM partner, Samples Q1

Conclusion

DieCore system partition is

- much cheaper,
- more functional,
- **superior time to market** when compared to "pure" SOC option.

System Level Integration is a strategy used by

- **<u>successful</u>** companies to bring cutting edge products to market
- **<u>on time</u>**, in an era of tight R&D budgets.