# Advance Program

# **HOT Chips 13**

A Symposium on High-Performance Chips – August 19-21, 2001 Memorial Auditorium, Stanford University, Palo Alto, CA

### Sunday, August 19, 2001

#### 8:30-12:00

**Morning Tutorial** 

#### **Chair: Jan Rabaey** Jan Rabaey (U.C. Berkeley) Silicon Platforms for the Next-Generation Wireless Systems

Progress in wireless information systems, as envisioned by the 3rd generation and beyond, puts tremendous pressure on underlying implementation technologies. It is commonly observed that the complexity of wireless systems outpaces the technology evolution predicted by Moore's law. As a result, the implementation of future wireless systems requires re-thinking implementation architectures and their relation to the applications.

Wireless infrastructure and mobile components pose a contradictory set of implementation requirements:

- Reducing the cost in a multi-standard, evolutionary and adaptive environment requires flexible and evolvable solutions, which are often translated into software-programmable architectural implementations
- Extremely high performance and energy-efficiency is needed for state-of-the art wireless algorithms and networks.

The latter requirement is more easily satisfied by semi-custom solutions, but these tend to lack the required flexibility. As a result, the architectural community has explored a variety of novel architectures and implementation approaches, such as VLIW and reconfigurable processors, and processors with accelerators.

This tutorial will discuss: opportunities offered by the progress in semiconductor technologys, an exploration of the needs of future wireless systems, an overview of the different solutions, and clear metrics in how to evaluate and compare the options. Actual values for metrics such as flexibility, cost, performance and energyefficiency will be offered with the aid of some real benchmark examples.

#### 12:00-1:30 Lunch

1:30-5:00 Afternoon Tutorial

#### Chair: Alan Smith Rob A. Rutenbar, (Carnegie Mellon/Neolinear) Ramesh Harjani, (Univ. of Minnesota) Design at the Leading Edge of Mixed-Signal ICs

Most modern System-on-Chip (SoC) designs are mixed-signal designs. This should come as no surprise: a few million gates worth of fast digital computation on a chip is much more useful if it can communicate with the external world, and the world is a continuous-valued analog place. Since analog circuits exploit rather than avoid the low-level physics of the fabrication process, they remain painful to design, to validate, and to reuse. Classical "hand-crafted" analog design (one transistor at a time) is incompatible with our desire to integrate more analog on chip, and to design each chip quickly. This tutorial will survey progress in two areas: how we design these chips, and what we can design into these chips.

The first half will explain design methodology for high-end analog, including a beginners overview of why analog is not like digital design: why it's weird, where it's weird, how designers cope. We focus on recent developments in the quest for practical analog intellectual property (IP). Currently, if you want a CPU core for your SoC, you can buy one. However, if you want a customized wireless front-end for your SoC, you'll need to build one yourself. This is a huge roadblock to any vision of "assemble-able" systems with reusable pieces. We describe emerging industrial approaches, including the appearance of commercial analog synthesis tools.

The second half of the session will focus on wireless IC design. Advanced CMOS and SiGe processes are making sophisticated single-chip radio frequency (RF) designs a reality. But the style of such designs changes radically as we move from separate discrete components to a single SoC. We focus on the architecture of wireless transceivers, what the analog components do, and what new capabilities are possible in tomorrow's designs. We also outline circuit-level problems remaining in the quest for a single "universal" wireless front-end.

This tutorial is intended for both the digitally-inclined (who wonder why analog folks are always so cranky), and the analog-inclined (who think digital folks have life way too easy).

Organizing Committee		
<u>Chair</u>		
Lily Jow	Compaq	
<b>Finance</b>		
Angela Lee	Compaq	
<b>Publicity</b>		
Cary Kornfeld	Kdesign	
Vojin Oklobdzija	UC Davis	
Advertising		
Allen Baum	Intel	
<b>Publications</b>		
Linda McAllister		
David Moberly	Agilent	
<b>Registration</b>		
Joe Fitzgerald		
Bala Joshi	Intel	
Alice Young	NL . I	
Nichoas Blasgen	Inetscalar	
Local Arrangem	ents	
Amr Zaky	ARC Cores	
Yusuf Abdulghani		
Wohmastor	Арріе	
Ann Zeise	gomilpitas com	
	gonnipicas.com	
Martin Freeman	Philips Research	
Slava Mach	SCVCS Chair	
Gail Sachs	HGS Engineering	
Howard Sachs	HGS Engineering	
Alan Jay Smith	UC Berkeley	
Bob Stewart	SRE	
Kimming So	Broadcom	
Program Committee		
Buograma Co Choim		

#### Pr

-		
Program Co-Chairs		
ohn Kubiatowicz	UC Berkeley	
Andy Wolfe	SONIC blue	
Program Committee		
Forest Baskett	NEA	
Bill Dally	Stanford	
Keith Diefendorff	ARC Cores	
Norm Jouppi	Compaq	
lim Keller	Broadcom	
Chuck Moore	Parthus	
an Rabaey	UC Berkeley	
Howard Sachs	HGS Engineering	
Mitsuo Saito	Toshiba	
ohn Shen	Intel	
Alan Jay Smith	UC Berkeley	
George Taylor		
Marc Tremblay	Sun	
ohn Wawrzynek	UC Berkeley	

The HOT Chips 13 symposium is sponsored by the Technical Committee on Microprocessors and Microcomputers of the **IEEE Computer Society** 



5:00-6:00 Wine and Cheese Reception

> Visit our Web Pages for Registration and Conference Details http://www.hot.org http://www.hotchips.org

	Monday, August 20, 2001	Tuesday, August 21, 2001
8:45- 9:00	Welcome, Opening Remarks General Chair: Lily Jow Program Co-Chairs: John Kubiatowicz, Andy Wolfe	8:30-10:30 Session 5: Network Switch Technology Session Chair: John Wawrzynek
9:00-10:30	Session I: Microprocessors I	<ul> <li>Payload+: Fast Pattern Matching &amp; Routing for OC-48, David Kramer, Roger Bailey, David Brown, Sean Mcgee,</li> </ul>
<ul> <li>R18000 Kennet</li> <li>The AR Cores,</li> <li>Power4 Douglat</li> </ul>	Session Chair:       Chuck Moore         M, The latest SGI™ Superscalar Microprocessor,         th Yeager, Mahdi Seddighnezhad,       Silicon Graphics         MI0 family of Advanced Embedded Microprocessor         Stephen Hill,       ARM, Inc.         System Design for High Reliability,         s Bossen, Joel Tendler, Kevin Reick,       IBM	Jim Greene, Robert Corley, David Sonnier, Agere Systems  • Fabr-IC: Single-Chip Gigabit Ethernet Switch w/ Integrated Memory, Dave Brown, Chris Holmes, MOSAID  • Ultra high performance network memory, David Sherman, Alpine Microsystems  • Tyrant: A High Performance Storage over IP Switch Engine, Stuart Oberman, R. Mullendore, K. Malik, A. Mehta, K. Schakel, M. Ogrinc, D. Mrazek, Nishan Systems
10:30-11:00	Break	10:30-11:00 Break
11:00-12:30	Session 2: Embedded Solutions Session Chair: Andrew Wolfe	11:00-12:30 Session 6: Storage Session Chair: Howard Sachs
• Rapid A Extens • SH-5:A Fumio A • Gekko:A perfori George 12:30- 1:40	Application Optimization Using Configurable Processor         sions, Michael Carchia, Albert Wang,       Tensilica         First 64-bit SuperH Core with Multimedia Extension,         Arakawa,       Hitachi Ltd.         A PowerPC compatible processor supporting high-         mance 3D graphics, Peter Sandon, Jay Heaslip,         e Rohrbaugh, Bruce Singer, Tim Von Reyn,       IBM	<ul> <li>I.8-inch Super Small Slim HDD, Yasuichi Hashimoto, Toshiba</li> <li>Microdrive: High Capacity Storage for the Handheld Revolution, Thomas Albrecht, IBM</li> <li>DataPlay, a New Technology for Information Distribution, David Davies, DataPlay Inc.</li> </ul>
1:40- 2:40	Kevnote: Atig Raza.	1:40- 2:40 Keynote: Mark Dean.
Silicon fo	Raza Foundries or a 10 Gigabit-per-second connected world	IBM Fellow ,VP of Systems Research Trends Impacting Computing Systems Design and the IT Industry
2:40- 3:00	Break	2:40- 3:00 Break
3:00- 4:30	Session 3: Integrated Communications & Networking Session Chair: Forest Baskett	3:00- 4:30 Session 7: Chip Multiprocessors
• nFlex:A Sanjay V • Melland Chann Chris E	A Broadband Wireless Communications Processor, /ishin, Srinivas Lingam, nBand Communications fox InfiniBridge: An InfiniBand Switch and 10Gbs tel Adapter, ddington, Mellanox Technologies	<ul> <li>Images, Ulrich Ramacher, W. Raab, N. Bruels, U. Hachmann, C. Sauer, A. Schackow, J. Gliese, J. Harnisch, M. Richter, E. Sicheneder, Infineon</li> <li>A MIMD-based Multi Threaded Processor, Falk Lesser, J. de Cuveland, V. Lindenstruth, C. Reichling, R. Schneider, M.W. Schulz, Kirchoff Institute for Physics</li> <li>The Raw Processor: A Composeable 32-Bit Fabric for Embedded and General Purpose Computing, Michael Taylor, J. Kim, J. Miller, F. Ghodrat, B. Greenwald, P. Johnson, W. Lee, A. Ma, N. Schnidman, D. Wentzlaff, M. Frank, S. Amarasinghe A Agarwal MIT</li> </ul>
4.30- 5.00	Break	4:30- 5:00 Break
5:00- 6:30	Session 4: High Speed Communications Session Chair: Jan Rabaev	5:00- 6:30 Session 8: Microprocessors II Session Chair: John Shen
• A 2.5Th Nick M • A 5 GB Enabling Jim Gou • A Single Wayne Steve Te	b/s switch core with LCS interface, lcKeown, Costas Calamvokis, Shang-tse Chuang, PMC-Sierra /s Adaptively Equalized Multilevel Transceiver Multi-terabit Backplane Connectivity, recki, Paul Nahi, Accelerant Networks e-Chip Terabit Switch, Fred Heaton, Bill Dally, Dettloff, John Eyles, Trey Greer, John Poulton, Teva Store, Welio Communications	<ul> <li>Itanium Processor Performance Insights from the IMPACT Compiler, John Sias, M. Merten, E. Nystrom, R. Barnes, J. Matarazzo, C. Shanno Wen-mei Hu, Univ. of Illinois</li> <li>The Intel® 870 Family of Enterprise Chipsets, Faye Briggs, M. Cekleov, K. Creta, M. Khare, A. Kumar, S. Kulick, L. Looi, C. Natarajan, L. Rankin, Intel</li> <li>The Pentium® 4 Processor, Doug Carmean, Mike Upton, Glenn Hinton, Dave Sager, Darrell Boggs, Patrice Roussel, Intel</li> </ul>
6:30- 7:45	Dinner	6:30 -6:45 Closing Remarks, Awards
7:45- 9:00	Panel:       My network processor is better than your network processor!         Panel Moderator:       Linley Gwennap, The Linley Group         Panellists:       Anthony Gallo       Silicon Access         Andy Gottlieb       AMCC       David Kramer       Agere         Ravi Sabhikhi       IBM       TBA	
	Visit our Web Pages for Regis	tration and Conference Details

## **HOT Chips Conference Registration Form**

Web registration is preferred! You can register on our secure web server via: http://www.hotchips.org

On or before August 6th, you can also register by faxing this form to: +1 (509) 479-1966 or by mailing it to: Hot Chips Registration P.O. Box 1981 Los Altos, CA 94023, USA Confirmation of registration will be sent by e-mail.

Registrations received after August 6, 2001 may not be acknowledged and may require on site registration.

We are sorry that we cannot accept phone registrations.

Forms must be received before or on July 29, 2001 for advanced rates to apply.

Refund requests must reach us on or before August 6th, and are subject to a \$50 refund fee.

Students are required to show valid picture ID cards.

For answers to questions about registration, contact us by email at:

#### hotchips2001@hotmail.com

Attendance is limited, preregistration required

machus@aol.com for details and schedule.

Valid ID will be required to enter NASA.

Email:

For other information, contact us by email at: info@hotchips.org

#### Conference registration includes:

- Attendance
- One copy of notes
- Monday and Tuesday luncheons
- Coffee breaks
- Sunday afternoon wine and cheese reception
- Monday HOT Chips evening dinner and Panel
- Monday and Tuesday Parking

#### **Tutorial registration includes:**

- Attendance for both Morning and Afternoon tutorials
- One copy of notes
- Sunday Luncheon
- Coffee breaks
- Sunday afternoon wine and cheese reception

# PLEASE PRINT

First Name	Last Name
Job Title	Organization
Address	
Address	
City State _	Zip Code Country
Area Code/Phone Number /	E-mail Address
Area Code/Fax       Number /         Membership       IEEE/CS       Payment method       Check         ACM       Visa         Non-member       MasterCard         Student* (* ID required)       Discover	Food Preference       Vegetarian       Non-vegetarian         Check to be drawn in US Dollars payable to:       HOT Chips         Credit Card #
EEE/ACM Member Number To	tal Amount Paid \$ <b>Date Sent</b> //
Cardholder Name	Signature
Fees: Please CIRCLE Appropriate Fees	
Advance (on/before 7/29) Late (after 7/29) Tutorials Conf. only Both Tutorials Conf. only	Both hast all address had
Member \$ 75 \$200 \$275 \$150 \$330	\$480
Non-Member \$ 75 \$275 \$350 \$150 \$410	\$560 C LI D S
Student Member \$ 75         \$ 75         \$ 150         \$ 100	
Special Event:Tour of Computer Museum History C Collection at Nasa Ames- Weds Aug. 22, 10am-1pm. Bus transportation and snack included.	enter

Federal Tax I.D. Number is 13-1656633 for the Institute Of Electrical & Electronic Engineers 345 E. 47th Street New York, New York 10017 Provide this information to your accounts payable group.

\$25



Advance Program



# **Memorial Auditorium - Stanford University**

# For housing information, visit our web page: http://www.hotchips.org

#### Location:

Hot Chips and Hot Interconnects will be held in Memorial Auditorium on the Stanford University campus, Palo Alto, California approximately 24 miles from San Francisco airport, and 15 miles from San Jose airport.

#### Directions, Maps:

**From San Francisco:** take Highway 101 south. **From San Jose**: take Highway 101 north. Exit 101 at Embarcadero Rd. (west) and drive 3 miles until you enter Stanford campus on Galvez St. Keep to the left on Galvez, then turn right at Campus Drive. Parking is between Galvez and Palm Dr. Walk along Galvez to the end, then turn right for Memorial Auditorium, opposite Hoover Tower.

Mass transit information is available at http://www.transitinfo.org/

Maps of Stanford campus and surroundings are at http://www.stanford.edu/home/visitors/maps.html

**Weather:** Mid-August is typically in the 80s (F) and sunny during the day.

Nights are much cooler; a light jacket or sweater is appropriate.

#### <u>Housing:</u>

Hotel information for the area is available at http://www.stanford.edu/dept/hds/scs/individuals/hotelmotel.html The Sheraton, Westin, and Stanford Terrace Inn are the closest hotels to campus. Reservations well in advance are advised. On campus housing is available in student residences and can be arranged by contacting the Stanford Summer Conference Office at (650)725-1429 or summerhousing@conferences.stanford.edu.

Rates are \$45 per night for single occupancy and \$31.75 per night per person for shared occupancy.