#### An Architecture Extension for Efficient Geometry Processing

Radhika Thekkath, Mike Uhler, Chandlee Harrell, Ying-wai Ho

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043



## Talk Outline

- Motivation---why enhance the MIPS architecture
- Background on 3D graphics geometry operations and current MIPS architecture
- What are the enhancements?
- Performance and cost
- Summary



#### <u>Current 3D Rendering Limited by</u> <u>Geometry Processing</u>

- Front-end Geometry and Lighting operations
  - General-purpose processors: 0.5 2 M polygons/s.
     Eg. R5K (1998,200MHz), PIII (1999,500MHz).
- Back-end : Rendering
  - Graphics processors: 6 8 M polygons/s.
     Eg. ATI Rage 128(1999), 3Dfx Voodoo3(1999).
- A solution: dedicated hardware --- highperformance, but expensive.
   Eg. Sony Emotion Engine



# **Our Solution**

- Enhance the MIPS architecture to improve 3D geometry performance : MIPS-3D<sup>™</sup> ASE (Application Specific Extension) includes 13 new instructions
- Lower cost than dedicated geometry hardware
- Main processor improvements are leveraged
  - technology/speed
  - parallelism/pipelining



# Talk Outline

- Motivation---why enhance the MIPS architecture
- Background on 3D graphics geometry operations and current MIPS architecture
- What are the enhancements?
- Performance and cost
- Summary



### **Geometry and Lighting Operations**

- Vertex transformation (matrix multiplication)
- Clip-check (compare and branch)
- Transform to screen coordinates (perspective division using reciprocal)
- Lighting : infinite and local (normalization using reciprocal square root)



## **Already in the MIPS Architecture**

- S Single FP format (32 bits)
- D Double FP format (64 bits)
- PS- Paired-Single, two singles



- Floating point operations
  - ◆ MUL (S, D, PS)
  - ◆ ADD (S, D, PS)
  - MADD (S, D, PS) (multiply-add)
  - ◆ RECIP (S, D)
  - ◆ RSQRT (S, D)



# Talk Outline

- Motivation---why enhance the MIPS architecture
- Background on 3D graphics geometry operations and current MIPS architecture
- What are the enhancements?
- Performance and cost
- Summary



# **ADDR:** for Vertex Transformation



ADDR.PS FP11, FP?, FP11





#### **Clip Check (Compare)**

Is the vertex within the viewing pyramid?

$$x \ge -w, x \le w$$
  

$$y \ge -w, y \le w$$
  

$$z \ge -w, z \le w$$
  
Set 6 Condition Code (CC) bits

Observation : Can use magnitude compares.

$$\begin{array}{l} |x| <= |w| \\ |y| <= |w| \\ |z| <= |w| \end{array} \end{array}$$
 Set only 3 CC bits



## **CABS: for Clip Check Compare**

Transformed [w | z] [y | x] in FP registers

PUU.PS to get [w | w]

NEG.PSto get  $[-w \mid -w]$ C.NGE.PS $!(y \ge -w)? !(x \ge -w)?$ C.NGE.S $!(z \ge -w)?$ C.LE.PS $y \le w? x \le w?$ C.LE.S $z \le w?$ C.LE.S $z \le w?$ LE.S $|y| \le |w|?, |x| \le |w|?$ CABS.LE.PS $|y| \le |w|?, |z| \le |w|?$ 



## **BC1ANY4F: for Clip Check Branch**

- Without absolute compare, need 6 branch instructions to check the 6 CC bits.
- With absolute compare, need 3 branch instructions to check the 3 CC bits.
- New MIPS-3D<sup>™</sup> ASE instruction ---BC1ANY4F, a single branch instruction that checks 4 CC bits.



### **Geometry and Lighting Operations**

- Vertex transformation (matrix multiplication)
- Clip-check (compare and branch)
- Transform to screen coordinates (perspective division using reciprocal)
- Lighting :infinite and local (normalization using reciprocal square root)



#### **Perspective Division and** Normalization

- In MIPS V architecture
   New MIPS-3D<sup>™</sup> ASE
  - ♦ RECIP
  - ♦ RSQRT
- Full precision
- Long latency
- Not fully pipeline-able
- Only S and D formats

- instructions:
  - ♦ RECIP1
  - ♦ RECIP2
  - RSQRT1
  - RSQRT2
- Reduced & full precision
- Pipeline-able
- PS format



## Talk Outline

- Motivation---why enhance the MIPS architecture
- Background on 3D graphics geometry operations and current MIPS architecture
- What are the enhancements?
- Performance and cost
- Summary



#### **Implementation Cost**

- Die Area (of the Ruby processor)
  - Implementation of PS adds 6-8% to FP die area.
  - ◆ MIPS-3D<sup>™</sup> ASE adds 3% to the floating point die area. (FP is less than 15% of the total die area).
- Logic/pipeline complexity
  - ADDR, CABS, BC1ANY4F, etc. minimal impact on both die area and FP pipeline logic.
  - RECIP1, RSQRT1 128 word lookup tables contribute to most of the 3% die area increase.



#### **Other Instruction Sets**

- 3DNow! -- enhance 3D graphics and multimedia
  - 2-packed FP SIMD (PS)
  - PFACC accumulate
  - PFRCP, PFRCPIT1, PFRCPIT2 - reciprocal
  - PFRSQRT, PFRSQIT1 reciprocal square root
  - ◆ PF2ID, PI2FD convert

- AltiVec
  - ◆ 4 SIMD (32-bits)
  - vrefp, vnmsubfp, vmaddfp
     reciprocal
  - vrsqrtefp, etc reciprocal square root
  - vcmpbfp bounds compare
  - vcfsx, vctsxs convert



#### **Performance: Number of Instructions**

Note: Inner-loop instructions=cycles

	No PS + No MIPS- 3D <sup>TM</sup> ASE	PS + No MIPS- 3D <sup>TM</sup> ASE	PS + MIPS- 3D <sup>TM</sup> ASE
Transform (matrix transform + clip + perspective divide)	29	28	20
Transform + complex lighting	90	67	49



## **Experiment/Coding Assumptions**

- FP pipeline has 4-cycle data dependency
- Loop interleaves computations of 2 vertices
- Transform constants locked in cache
- Vertex co-ordinates are pre-fetched from memory to cache, every loop iteration
- Code uses full precision reciprocal and reduced precision reciprocal square-root



### Performance : M polygons/s

Using today's high-end desktop processor frequency---500MHz

M polygons/s





## <u>Summary</u>

- MIPS-3D<sup>™</sup> ASE adds thirteen instructions to the current MIPS 64-bit architecture
- Low cost (3% die area)
- Increases polygons/sec count by 45% for the transform code
- Increases polygons/sec count by 36% -- 83% for the transform+complex light code



#### **Appendix:Vertex Transformation Code**

	FP0FP7 hold m0m15 in pair-single FP8, FP9 hold x,y,z,w in pair-single			
MUL.PS FP10,FP8,FP0	FP10 < m1*y   m0*x			
MUL.PS FP11,FP8,FP2	FP11 < m5 <sup>*</sup> y   m4*x			
MUL.PS FP12,FP8,FP4	FP12 < m9*y   m8*x			
MUL.PS FP13,FP8,FP6	FP13 < m13*y   m12*x			
MADD.PS FP10,FP10,FP9,FP1	FP10 < m3*w+m1*y   m2*z+m0*x			
MADD.PS FP11,FP11,FP9,FP3	FP11 < m7*w+m5*y   m6*z+m4*x			
MADD.PS FP12,FP12,FP9,FP5	FP12 < m11*w+m9*y  m10*z+m8*x			
MADD.PS FP13,FP13,FP9,FP7	FP13 < m15*w+m13*y   m14*z+m12*x			
PLL.PS FP14,FP11,FP10				
PUU.PS FP15,FP11,FP10				
PLL.PS FP16,FP13,FP12	Replace with			
PUU.PS FP17,FP13,FP12				
ADD.PS FP8, FP15,FP14				
ADD.PS FP9,FP17,FP16				
ADDR.PS FP8.FP11.FP10	FP8 < m4x + m5v + m6z + m7w   m0x + m1v + m2z + m3w			
ADDR.PS FP9.FP13.FP12	FP9 < m12x + m13v + m14z + m15w			
	m8x+m9y+m10z+m11w			
An Architecture Extension for Efficient Occurates Dressesien				
An Architecture Extension for Efficient Geometry Processing				



#### **Appendix:The 13 MIPS-3D™ ASE Instructions**

Туре	Mnemonic	Valid Formats	Description
Arithmetic	ADDR	PS	Floating point reduction add
	MULR	PS	Floating point reduction multiply
	RECIP1	S, D, PS	Reciprocal first step – reduced precision
	RECIP2	S, D, PS	Reciprocal second step – enroute to full precision
	RSQRT1	S, D, PS	Reciprocal square root first step – reduced precision
	RSQRT2	S, D, PS	Reciprocal square root second step
Format Conversion	CVT.PS.PW	PW	Convert a pair of 32-bit fixed point integers to a pair- single floating point value
	CVT.PW.PS	PS	Convert a paired-single floating point value to a pair of 32-bit fixed point integer values
Compare	CABS	S, D, PS	Magnitude compare of floating point values
Branch	BC1ANY2F		Branch if either one of two (consecutive) CC bits is F
	BC1ANY2T		Branch if either one of two (consecutive) CC bits is T
	BC1ANY4F		Branch if any one of four (consecutive) CC bits is F
	BC1ANY4T		Branch if any one of four (consecutive) CC bits is T