













	# of comparators	# of chips /	# of DRAMs
merge ways	/ chip	sort system	/ sort system
2-way	1	24	200
4-way	3	12	120
8-way	7	8	96
16-way	15	6	84





I/O Interface

- Three groups of I/O interfaces
 - Incoming / outgoing interfaces consist of 32-bit data lines, parity bits, and control signals.
 - Memory interface consists of 64-bit data lines, parity bits, and control signals.
 - Memory interface is connected directly to EDO or synchronous DRAMs.
- Data transfer rate
 - 4-byte data at each clock cycle between adjacent chips
 - 1-page (256-byte) data in 32-clock cycles between a chip and its local memory

A MITSUBISHI ELECTRIC

Hot Chips 1999

11



Architecture of Sort Chip

• Merging process

- Merging block has seven comparators in a tournament tree style.
- Eight records are put into the comparator tree where each comparator selects the smaller one, and consequently the smallest record is output.
- Repeating this process produces a sorted string eight times as long as an input string.
- Comparator capabilities
 - 4-byte-wide binary comparator
 - Selects one out of eight in each clock cycle
 - Maximum record length of 32K bytes, including sort key

A MITSUBISHI ELECTRIC

Hot Chips 1999

13







Physical Specifications				
LSI Technology	0.35µm CMOS, 2 metal layers			
Gate Counts	91K gates + 41K-bit RAM			
Package	320-pin BGA (ball grid array)			
Frequency	66MHz			
Voltage	3.3V			
Volume Production	May, 1998			









