

5.5 GFLOPS Vector Units for “Emotion Synthesis”



System ULSI Engineering Laboratory, TOSHIBA Corp.

A.Kunimatsu, N.Ide, T.Sato, Y.Endo,
H.Murakami, T.Kamei, M.Hirano

Sony Computer Entertainment Inc.

M.Oka, A.Ohba, T.Yutaka, T.Okada,
M.Suzuoki

Overview



- Strategy of VU architecture
- VU features and instruction sets
- Examples
- Performance

Strategy of VU Architecture


- Targets
 - Optimized for 3D calculations
 - Easy to develop software pipelined programs
 - Simple hardware
- Solutions
 - VLIW processor
 - 4 parallel fMACs
 - All operations have same pipeline depth
(Except DIV/SQRT/RSQRT operations)

And one more essence

"Emotion Synthesis"



- "Emotion Synthesis"
 - more realistic, more detailed and more natural motions




Need Huge Calculation Power



- We prepared two different of Vector Unit(VU)s
 - VU0 : for flexible calculation with CPU control
 - VU1 : for well-defined 3D calculations

“Emotion Engine” Block Diagram (GS LSI)

to Rendering Engine






VU

- VLIW mode
 - 64-bit VLIW instruction formats
 - 5 function units are available simultaneously
 - 4 FMAC + (FDIV, Branch, load/store, or iALU)
- Co-processor mode
 - MIPS COP2 instruction : 32-bit opcode
 - Two kinds of COP2 instructions :
 - 4 parallel Floating operations
 - call micro-subroutine of VLIW mode

VU0 and VU1

	VU0	VU1
Main purpose	Flexible Calculation with CPU control	Well-defined 3D calculations
VLIW mode	Available	Available
Co-processor mode	Available	N/A
VPU	With ... Inst. memory : 4KB Data memory : 4KB VIF(system bus I/F)	With ... Inst. Memory : 16KB Data Memory : 16KB VIF(system bus I/F) GIF(Graphics I/F) EFU(VU option)

VPU1 Block Diagram




Instruction opcode to support 2 modes

VLIW mode : 64-bit VLIW instruction opcode

Upper 32bit

Lower 32bit




A VLIW instruction includes two COP2 instructions.


Co-processor mode : 32-bit MIPS COP2 instruction opcode



4 Parallel FMADD



4 Parallel FMADD with Broadcast



VLIW mode Pipeline Stages

- 3 cycle Latency : Basic Operations

F	D	X1	X2	X3	W
---	---	----	----	----	---

 ADD, SUB, MUL, MADD, MSUB
load/store, iALU operations, e.t.c.

- 7 cycle Latency : DIV / SQRT

F	D	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---	---

 DIV

F	D	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---	---

 SQRT

- 13 cycle Latency : RSQRT

F	D	1	2	3	4	5	6	7	8	9	10	11	12	13
---	---	---	---	---	---	---	---	---	---	---	----	----	----	----

 RSQRT

Geometry Transformation

$$\begin{array}{l} FMACx : \\ FMACy : \\ FMACz : \\ FMACw : \end{array} \begin{pmatrix} m_{00} & m_{01} & m_{02} & m_{03} \\ m_{10} & m_{11} & m_{12} & m_{13} \\ m_{20} & m_{21} & m_{22} & m_{23} \\ m_{30} & m_{31} & m_{32} & m_{33} \end{pmatrix} \begin{pmatrix} x \\ y \\ z \\ w \end{pmatrix}$$

$$= \begin{pmatrix} m_{00}x + m_{01}y + m_{02}z + m_{03}w \\ m_{10}x + m_{11}y + m_{12}z + m_{13}w \\ m_{20}x + m_{21}y + m_{22}z + m_{23}w \\ m_{30}x + m_{31}y + m_{32}z + m_{33}w \end{pmatrix}$$


Geometry Transformation Pipeline

Geometry Transformation Pipeline



Perspective Transformation

Perspective Transformation Software Pipelining




Co-processor Mode Pipeline stages

- Basic operations



10 stages

- call VLIW processor mode programs




n steps

11 + n stages


Example : Jelly

- Dynamic simulation




Spring model

Performance




EE Micrograph



Die size : 15.02mm x 15.04mm
Frequency : 300MHz
Transistors : 13.5M
Power : 18Watts
Design Rule : 0.25um
Gate Length : 0.18um

VU Micrograph



Acknowledgements

TOSHIBA Corp.

Y.Fujimoto, H.Goto, S.Hayakawa, F.Ishihara, T.Kawaai,
S.Kawakami, M.Saito, H.Tago, H.Takeda, T.Teruyama,
Y.Watanabe, I.Yamazaki

TOSHIBA MICROELECTRONICS Corp.

Y.Ogawa

TOSHIBA ENGINEERING Corp.

N.Iwatsuki, M.Otsuki, Y.Tsutsumi

TOSHIBA INFORMATION SYSTEMS(JAPAN) Corp.

M.Kuramochi, Y.Hikita

SONY COMPUTER ENTERTAINMENT Inc.

S.Aoki, K.Kutaragi, S.Shinohara, K.Umemura