

### A Second Generation SIMD Microprocessor Architecture

### Mike Phillip

Motorola, Inc. Austin, TX phillip@ncct.sps.mot.com





Mike Phillip 8/17/98 1

# Why SIMD ?

- "But isn't that really old technology ?"
  - Yes, architecturally speaking, but...
  - SIMD within registers provides "cheap" interelement communications that wasn't present in prior SIMD systems
- Provides a reasonable tradeoff between increased computational bandwidth and manageable complexity
  - Fewer register ports needed per "unit of useful work"
  - Naturally takes advantage of stream-oriented parallelism
- Can be easily scaled for various price/performance points
- Can be applied in addition to traditional techniques







#### • Wider superscalar machines

Benefits: High degree of flexibility; easy to programProblems: Complex implementations; higher power consumption

#### Special purpose DSP and Media architectures

Benefits: Low power; efficient use of silicon

Problems: Traditional design approaches tend to limit CPU speeds; lack of generality; lack of development tools

#### • VLIW

 Benefits: Reduced implementation complexity; impresses your friends
Problems: Need VERY long words to provide sufficient scalability; limited to compile-time visibility of parallelism; difficult to program





# **The First Generation**

- First generation implementations tend to overlay SIMD instructions on existing architectural space
  - Permitted quick time to market, but limits scalability
  - Intel, Cyrix, AMD (MMX), SPARC (VIS) are fairly complete
  - PA-RISC (MAX), Alpha (MVI) offer limited graphics acceleration instructions only
- Programming models are weak or non-existent
  - Most code to date written in assembly language
  - Language extensions and compilers just now appearing
- Little support for control flow & memory management

Nonetheless, significant speed-ups seen for multimedia applications





## "Wouldn't It Be Nice..."

# How might next generation "general purpose" SIMD be improved ?

- Independent register file and name space
- More parallelism
- More DSP-like capabilities
- More "neighbor" operations (inter vs. intra element)
- Orthogonal element data types (including FP)
- Better control of memory hierarchy
- Better SIMD control flow capability
- Better programming model





# **AltiVec Overview**



AltiVec is:

- First significant extension to PowerPC architecture
- High performance, scalable SIMD architecture
- 162 new instructions
- 32 new registers (128 bits each)
- 4 new integrated vector units
- Programmable from C and C++

#### AltiVec is not:

- An execution mode
- An on-chip coprocessor
- A hardware accelerator
- A Digital Signal Processor





### **AltiVec: The Basics**

#### • Simplified architecture

- No interrupts other than data storage interrupt on loads and stores
- No hardware unaligned access support
- No complex functions
- Streamline the architecture to facilitate efficient implementation

#### • 4-operand, non-destructive instructions

- Supports advanced "multiply-add/sum" and permute primitives
- Includes key "neighbor" operations, SIMD control flow, data management and DSP-like capabilities
  - Enables use in networking and communications markets
- True superset of MMX functionality
  - Delivers 2-4x performance for desktop multimedia applications
  - Twice the parallelism, four to eight times the register bandwidth







# **Algorithmic Features**

#### Intra-element Instructions

- Integer and Floating Point arithmetic
- Memory access instructions
- Rotate, Shift and Logical instructions; Min and Max instructions

#### Inter-element Instructions

- Permute, multi-register shifts, address alignment
- Integer Multiply Odd/Even, Multiply-Add, Multiply-Sum
- Integer Sum Across

#### Control flow

- Compare creates field mask used by select function
- Compare Rc bit enables setting Condition Register
  - Trivial accept/reject in 3D graphics
  - Exception detection via software polling





# Intra-element Instructions

#### **Operations include:**

- Integer arithmetic
- FP arithmetic
- Memory access
- Conditional
- Logical
- Shift, Rotate
- Min, Max

Networking & Computing Systems Broug

Saturation options



# Vector Dot Product (FIR)



**PowerPC:** 36 instructions

(18 cycles throughput)

### AltiVec:

2 instructions

(2 cycles throughput)





### **Vector Compare and Select**



**PowerPC:** 48 instructions (32 cycles throughput)

### AltiVec:

2 instructions

(2 cycles throughput)





## **Data Management Features**

#### • Simplified load/store architecture

- Simple byte, halfword, word and quadword loads & stores
- No unaligned accesses; software-managed via permute instruction
- Data stream prefetch and stop instructions
  - Enables reuse of data cache as a memory access buffer
  - Alleviates memory access latency by enabling early data prefetch

#### • Load & store with LRU and "transient" hints

- Marks loaded cache block "next to be replaced"
- Avoids flushing cache with multimedia data exhibiting limited reuse
- "Software-managed" memory buffer in cache

#### Permute unit

- Full bytewise crossbar
- Accelerates bit interleaving, table lookups, very long shifts





### **Data Stream Prefetch**



### Vector Permute





igitalD NA From Motorola

# Programming SIMD

Four options for programming SIMD extensions:

#### 1. Assembly language

Requires minimal tools support, but difficult to maintain/port

### 2. Libraries and APIs

Very useful, but can't provide complete coverage; required for Java

#### 3. "Synthesize" SIMD code from standard compiled C/C++

- Many SIMD instructions have no mapping to C or C++
- Leads to poor performance; tends to mislead developers

### 4. Offer programming model to access SIMD from C / C++

- Permits developers to more directly express intended algorithm
- Can match or exceed assembly language in performance





## **AltiVec Programming Model**

#### **1. Introduce new C and C++ data type:**

vector unsigned short a, b, c; vector float \*x, \*y, z;

2. Introduce intrinsic operators, with type overloading

c = vec\_add(a,b); // for i=0..7,  $c_i = a_i + b_i$ z = vec\_add(\*x,\*y); // for i=0..3,  $z_i = (*x)_i + (*y)_i$ 

Compiler selects appropriate instruction, handles register allocation, instruction scheduling, inlining, loop optimizations, etc.

Programmer can focus on algorithm, while still retaining benefits of integrated development environments





# Application: FIR Filters $y_i = \sum_{j=0}^{K-1} c_j x_{i-j}$

"Obvious" approach:

- Compute results horizontally
- Advantages: Simple to design, scalable, little register pressure
- Drawbacks: Results need to be interleaved,

"sum across" reductions needed for large filters

$$\mathbf{y}_0 = \mathbf{c}_0 \mathbf{x}_0 + \mathbf{c}_1 \mathbf{x}_{-1} + \mathbf{c}_2 \mathbf{x}_{-2} + \mathbf{c}_3 \mathbf{x}_{-3} + \mathbf{c}_4 \mathbf{x}_{-4} + \mathbf{c}_5 \mathbf{x}_{-5} + \mathbf{c}_6 \mathbf{x}_{-6} + \mathbf{c}_7 \mathbf{x}_{-7}$$

 $y_1 = c_0 x_1 + c_1 x_0 + c_2 x_{-1} + c_3 x_{-2} + c_4 x_{-3} + c_5 x_{-4} + c_6 x_{-5} + c_7 x_{-6}$ 

 $y_2 = c_0 x_2 + c_1 x_1 + c_2 x_0 + c_3 x_{-1} + c_4 x_{-2} + c_5 x_{-3} + c_6 x_{-4} + c_7 x_{-5}$ 

 $\mathbf{y}_3 = \mathbf{c}_0 \mathbf{x}_3 + \mathbf{c}_1 \mathbf{x}_2 + \mathbf{c}_2 \mathbf{x}_1 + \mathbf{c}_3 \mathbf{x}_0 + \mathbf{c}_4 \mathbf{x}_{-1} + \mathbf{c}_5 \mathbf{x}_{-2} + \mathbf{c}_6 \mathbf{x}_{-3} + \mathbf{c}_7 \mathbf{x}_{-4}$ 

**Typical performance: 1999 cycles (64 taps, 128 outputs)** 





# FIR Example, continued

#### A better approach for AltiVec:

- Compute results using vertical "tiles"
- Advantages: Results already in place, no "sum across"
- Drawbacks: More complex design, more register pressure

$$y_{0} = \begin{bmatrix} c_{0}x_{0} + c_{1}x_{-1} \\ y_{1} = \begin{bmatrix} c_{0}x_{1} + c_{1}x_{0} \\ z_{0}x_{1} + c_{1}x_{0} \end{bmatrix} + \begin{bmatrix} c_{2}x_{-2} + c_{3}x_{-3} \\ c_{2}x_{-1} + c_{3}x_{-2} \\ z_{2}x_{-1} + c_{3}x_{-2} \end{bmatrix} + \begin{bmatrix} c_{4}x_{-4} + c_{5}x_{-5} \\ c_{4}x_{-3} + c_{5}x_{-4} \end{bmatrix} + \begin{bmatrix} c_{6}x_{-6} + c_{7}x_{-7} \\ c_{6}x_{-5} + c_{7}x_{-6} \\ c_{6}x_{-5} + c_{7}x_{-6} \\ c_{6}x_{-4} + c_{7}x_{-5} \\ c_{6}x_{-4} + c_{7}x_{-5} \end{bmatrix}$$
  
$$y_{3} = \begin{bmatrix} c_{0}x_{3} + c_{1}x_{2} \\ c_{0}x_{3} + c_{1}x_{2} \end{bmatrix} + \begin{bmatrix} c_{2}x_{1} + c_{3}x_{0} \\ c_{2}x_{1} + c_{3}x_{0} \end{bmatrix} + \begin{bmatrix} c_{4}x_{-1} + c_{5}x_{-2} \\ c_{4}x_{-1} + c_{5}x_{-2} \end{bmatrix} + \begin{bmatrix} c_{6}x_{-3} + c_{7}x_{-6} \\ c_{6}x_{-3} + c_{7}x_{-6} \\ c_{6}x_{-3} + c_{7}x_{-6} \end{bmatrix}$$

Typical performance: 1566 cycles (64 taps, 128 outputs) (23 % improvement)





# **Application: 3x3 Median Filter**





The following potential AltiVec applications have all demonstrated "order of magnitude" speedups relative to existing scalar implementations:

- Complex FFT
- FIR filters
- Convolutional encoders / Viterbi decoders
- Videoconferencing
- Voice over IP (VoIP)
- Echo cancellation
- Encryption/key generation
- MPEG-2 Encode
- Image processing (median filters, etc.)
- Multi-channel modems







- Second generation SIMD architectures will address many shortfalls of current generation
- AltiVec has been demonstrated to be applicable to a broad range of desktop and embedded applications
  - Convergence in marketplace of traditional DSP and general purpose approaches => \$/channel, MIPS/watt are the relevant metrics
  - Microprocessor complexity needs to grow at slower rate than demand for performance
  - SIMD is not a standalone answer, but is a scalable architectural component
- SIMD requires special treatment in software
  - Different algorithms required, but payoff is significant
  - Conventional languages do not adequately represent SIMD or DSP semantics
  - AltiVec offers standardized programming model for C and C++



