

A CMOS Vector Processor with a Custom Streaming Cache

Greg Faanes gjf@cray.com

Silicon Graphics

A CMOS Vector Processor With a Custom Streaming Cache

Overview:

- Goals and ground rules for the design
- CPU/Cache overview
- CPU chip
 - Scalar unit design
 - Vector unit design
- Streaming cache chip
 - Cache unit design
- Summary

Goals and Ground Rules for the Design

- Built to run large scale scientific applications
- Good vector performance
- High bandwidth to cache and main memory
 - unit stride
 - non-unit stride
 - gather/scatter
- YMP upward compatible
 - YMP \Rightarrow J90 \Rightarrow J90se \Rightarrow SV1 processor
- Few resources
 - 3 logic designers
 - “Off the shelf” technology

Not Your Ordinary Processor

- **Not** built to run SPECINT95 fast
- Different cache and system interface
 - 1 set of pins for both cache and memory
- High performance through multiple parallel and pipelined functional units


SV1 Chipset

	CPU Chip	Cache Chip
Clock Frequency	250-300 Mhz	250-300 Mhz
Performance	1.0-1.2 GFLOP/sec	128 KB and 4.0-4.8 GB/sec
Die Size	14.6 mm x 14.6 mm = 213 mm ²	13.7 mm x 13.7 mm = 188 mm ²
Technology	CMOS, 5 layer metal, 2.6 v	CMOS, 5 layer metal, 2.6 v
Transistors	9.7 million	14.9 million
Power	12 watts	8 watts
Signal Pins	635	601

CPU Performance
 250-300 Mhz
 1.0-1.2 GFLOP/sec
 3.0-3.6 GOP/sec
 8.0-9.6 GB/sec


Cache Bandwidth
 8.0-9.6 GB/sec Read
 4.0-4.8 GB/sec Write

Memory Bandwidth
 8.0-9.6 GB/sec Read
 4.0-4.8 GB/sec Write



SV1 Chipset


CPU Chip



Scalar Unit

- Icache
 - 16-bit instruction parcels
 - 1/2/3 parcel instructions
 - 2 KByte size
 - 8 way associativity
 - 256 Byte lines
 - Branch prediction - always predict not taken
- Scalar
 - 8 32-bit Address Registers **Areg**
 - 64 32-bit B Registers **Breg**
 - 8 64-bit Scalar Registers **Sreg**
 - 64 64-bit T Registers **Treg**
 - Total of >1KB of scalar registers
 - 1 instruction per CP
 - No scalar cache


Scalar Unit



Vector Unit

- 8 64-bit Vector Registers **Vreg**
- 64 elements per Vreg
- Total of 4KB of vector registers
- 1 64-bit Vector Mask **VM**
- 1 Vector Length Register **VL**
- Full chaining and tailgating
- 1 instruction per CP
- 2 FP add units
- 2 FP multiply units
- 2 FP reciprocal units
- 2 integer add units
- 4 logical units
- 2 shift units
- 2 pop/parity/leading zero units
- 1 BMM unit - 2 results per cp


Vector Unit



Streaming Cache Chip

- 128 KB
- Caches instructions, scalar data, and vector data
- 8 bytes per line
- 4-way associative
- 4.0-4.8 GB/sec bandwidth
- Write allocate/write through
- LRU replacement
- Scalar reference prefetch
- Software cache coherence
- Fast cache invalidation
- Parity protection for data and tags
- 192 outstanding references to memory

Cache Unit



Summary

- Built to run large scale scientific applications
- YMP compatible
- Good vector performance
 - 1.0-1.2 GFLOP/sec and 3.0-3.6 GOP/sec
- High and flexible memory bandwidth
 - 8.0-9.6 GB/sec stride independent bandwidth from cache
 - 8.0-9.6 GB/sec stride independent bandwidth from memory
- “Off the shelf” technology
- 250-300 Mhz