



S A N D C R A F T

# Genesis Microprocessor

Hot Chips X

August 17, 1998

**Jack Choquette**

Principal Engineer & Architect

## **SandCraft, Inc.**

3003 Bunker Hill Lane

Suite #101

Santa Clara, CA

(V) 408.490.3237

(F) 408.490.3111

[www.sandcraft.com](http://www.sandcraft.com)

# Presentation Outline

---

- Υ Design Objectives
- Υ Processor Features
- Υ Micro-Architecture Overview
- Υ Dual-Issue Superscalar Implementation
- Υ Feature Comparison
- Υ Summary

# Design Objectives

---

- Υ High Performance: 200+ MHz, 400 Dhrystone MIPS
- Υ Efficient Memory: High Performance in Low Cost System
- Υ Unique Features: DSP Functions & Image Processing
- Υ Debug: System Debug Support
- Υ Low Cost: 7mm x 7mm Die, Plastic Package
- Υ Time To Market: 15 Months Development Time

Project Goal: Highest Performance in Its Class



SANDCRAFT

August 17, 1998

# Genesis Feature List

---

- Υ ISA: MIPS-I through MIPS-IV, with Extensions to Support DSP & Vector Processing
- Υ Pipeline: Symmetric Dual-Issue Superscalar
  - 2 Unified Integer-FP Units
  - Multiply-Accumulate Unit
  - 8 x 8-bit Packed-Data Vector Unit
  - Load-Store Unit
  - Branch Unit
- Υ I-Cache: 32K-bytes, 2-way Set-Associative, Line Locking, LRU, Word Parity
- Υ D-Cache: 32K-bytes, 2-way Set-Associative, Line Locking, LRU, Byte Parity, Write Back / Write Through
- Υ MMU: 48 Double-entry Fully Associative TLB, with Separate 4-entry Micro TLB for Instruction & Data
- Υ Sys Interface: R5000 Downward Compatible, with Features to Minimize Latency & Increase Throughput
- Υ Debug: JTAG, N-Wire/N-Trace



# Goals

---

Υ DSP & Image Processing Support



SANDCRAFT

August 17, 1998

# Extended Instructions

---

- Υ MIPS-IV ISA, Plus Following Enhancements:
- Υ 16 New Integer Multiply Accumulate Instructions
  - 32 x 32 Multiply with 64-bit Accumulate
  - 3 Cycle Latency, 1 Cycle Repeat Rate
- Υ 32-bit and 64-bit Rotate Instructions
- Υ 31 New Media Instructions
  - 8 x 8 bit Vector Instructions
  - Single 8 x 24-bit Vector Accumulator
  - Two or One Cycle Latency
  - 1 Cycle Repeat Rate for Most Instructions



# Goals

---

Υ DSP & Image Processing Support

Υ Maintain Performance with an inexpensive memory system



# Memory Latency Tolerance Features

---

## Υ Large Caches

- 32K I, 32K D
- 2-Way
- Per Line Locking

## Υ Non-blocking Load/Store Unit

- Up to 4 Data Prefetches
- Up to 4 Non-blocking Loads or Stores

## Υ Split Transaction System Interface

- 4-entry Transaction Buffer
- Up to 4 Outstanding Read Request
- Interleaved Write Operations Between Read Request and Response





# Goals

---

- Υ DSP & Image Processing Support
- Υ Maintain Performance with an inexpensive memory system
- Υ Easy and Inexpensive System Debug to Decrease System Designer's Time to Market



# Debug Features

---

- Υ Industry-standard Debug Support
  - Υ IEEE 1149.1 JTAG
  - Υ N-wire, N-trace
  - Υ Full External Access to:
    - Processor Architecture State
    - System Memory
  - Υ Multiple Breakpoints on:
    - Instruction Address
    - Data Address
    - Data Value
  - Υ Single-step Through Code
  - Υ Instruction Trace Capabilities and Performance Counters




# Goals

---


- Υ DSP & Image Processing Support
- Υ Maintain Performance with an inexpensive memory system
- Υ Easy and Inexpensive System Debug to Decrease System Designer's Time to Market
- Υ Clean and Efficient Microarchitecture




# Micro-Architecture Block Diagram




# Instruction Pipeline



# Data Pipeline



# Genesis Microprocessor



SANDCRAFT

August 17, 1998

# NEC VR5464™ Device Specification\*

Υ Process	0.25um, 3LM, 6-T SRAM cells
Υ Frequency	250 MHz Pipeline, 100 MHz I/O
Υ Performance	519 MIPS, 10 SPECint95, 4.5 SPECfp95
Υ Die Size with scribe	47 mm <sup>2</sup>
Υ Voltage Supply	3.3-volt I / O, 2.5-volt Core
Υ Power Consumption	4.4 watts
Υ Package	272-pin plastic BGA
Υ Price (10K)	\$95



August 17, 1998

\*Source: Microprocessor Report 3/9/98  
TM -- trademark of NEC Electronics



# Feature Comparison

	<b>VR5464</b>	<b>VR5432</b>	<b>RM5270</b>	<b>RM5230</b>	<b>EC603e</b>	<b>SA-110</b>	<b>SH7750</b>
<b>Architecture</b>	MIPS	MIPS	MIPS	MIPS	PowerPC	ARM	SuperH
<b>Vendor</b>	NEC	NEC	QED	QED	Motorola	Intel	Hitachi
<b>IP Provider</b>	SandCraft	SandCraft	QED	QED	Motorola	Digital	Hitachi
<b>Frequency</b>	<b>250 MHz</b>	<b>167 MHz</b>	200 MHz	175 MHz	266 MHz	233 MHz	200 Mhz
<b>Execution Units</b>	<b>6</b>	<b>6</b>	2	2	4	1	2
<b>Issue/clock</b>	<b>2</b>	<b>2</b>	1 Int, 1 FP	1 Int, 1 FP	2	1	2
<b>FPU?</b>	yes	yes	yes	yes	no	no	yes
<b>Hardware MAC?</b>	yes	yes	yes	yes	yes	yes	yes
<b>Vector operations?</b>	<b>yes</b>	<b>yes</b>	no	no	no	no	yes
<b>Caches (I/D)</b>	<b>32K / 32K</b>	<b>32K / 32K</b>	16K / 16K	16K / 16K	16K / 16K	16K / 16K	8K / 16K
<b>Non-blocking Load/Stores</b>	<b>yes</b>	<b>yes</b>	no	no	no	no	no
<b>Cache locking?</b>	yes (per line)	yes (per line)	yes (per set)	yes (per set)	no	no	no
<b>Bus width</b>	64 bits	64 bits	64 bits	32 bits	64 bits	32 bits	64 bits
<b>IEEE 1149.1 JTAG support?</b>	yes	yes	yes	yes	yes	yes	?
<b>Debug support?</b>	<b>yes</b>	<b>yes</b>	no	no	no	no	no
<b>Fab process / Metal Layers</b>	0.25um / 3LM	0.25um / 3LM	0.35um / 3LM	0.35um / 3LM	0.35um / 4LM	0.35um / 3LM	0.25um
<b>Die Size</b>	47 mm <sup>2</sup>	47 mm <sup>2</sup>	84 mm <sup>2</sup>	84 mm <sup>2</sup>	98 mm <sup>2</sup>	50 mm <sup>2</sup>	58 mm <sup>2</sup>
<b>Voltage (V)</b>	2.5 / 3.3	2.5 / 3.3	3.3V	3.3	2.5 / 3.3	1.65 / 3.3	1.8 / 3.3
<b>Power (typical)</b>	4.4W	2.5W	4.0W	3.6W	4.8 W	1.1W	1.5W
<b>Dhrystone MIPS</b>	519	347	260	227	376	268	360
<b>MIPS/MHz</b>	2.1	2.1	1.3	1.3	1.4	1.2	1.8
<b>SPECint95</b>	10 (est.)	n/a	5.5	4	6.7	n/a	n/a
<b>SPECfp95</b>	4.5 (est.)	n/a	6.1	4.2	n/a	n/a	n/a
<b>Price (10K) - MPR 3/9/98</b>	<b>\$95</b>	<b>\$45</b>	\$75	\$35	\$81	\$49	\$40



# Conclusion

---

## Project Goals Emphasized:

- Υ Design Efficiency and High Execution Throughput
  - ⇒ De-coupled Instruction Fetch and Execution Datapaths
  - ⇒ Symmetric Dual Pipelines
  - ⇒ DSP & Image Processing Extensions
- Υ Low Cost without Sacrificing Performance
  - ⇒ Efficient Memory
  - ⇒ Clean Superscalar implementation
  - ⇒ Inexpensive Processor
  - ⇒ Debug Support for Faster System Design
- Υ Making a Clean Design to Achieve the Shortest Development Time
  - ⇒ From Specification to Tapeout in 15-1/2 Months

Full Featured, Desktop Performance, Embedded Price





S A N D C R A F T

Engines For The Digital Age

[www.sandcraft.com](http://www.sandcraft.com)