

Genesis Microprocessor

Hot Chips X
August 17, 1998

Jack Choquette

Principal Engineer & Architect

SandCraft, Inc.

3003 Bunker Hill Lane Suite #101 Santa Clara, CA (V) 408.490.3237 (F) 408.490.3111 www.sandcraft.com

Presentation Outline

- Y Design Objectives
- Y Processor Features
- **Micro-Architecture Overview**
- **T** Dual-Issue Superscalar Implementation
- **Y** Feature Comparison
- **Y** Summary



Design Objectives

Y High Performance: 200+ MHz, 400 Dhrystone MIPS

Y Efficient Memory: High Performance in Low Cost System

Y Unique Features: DSP Functions & Image Processing

Y Debug: System Debug Support

Y Low Cost: 7mm x 7mm Die, Plastic Package

Time To Market: 15 Months Development Time

Project Goal: Highest Performance in Its Class



Genesis Feature List

Y ISA: MIPS-I through MIPS-IV, with

Extensions to Support DSP & Vector Processing

Y Pipeline: Symmetric Dual-Issue Superscalar

2 Unified Integer-FP Units Multiply-Accumulate Unit

8 x 8-bit Packed-Data Vector Unit

Load-Store Unit Branch Unit

I-Cache: 32K-bytes, 2-way Set-Associative, Line Locking, LRU, Word Parity

T D-Cache: 32K-bytes, 2-way Set-Associative, Line Locking, LRU, Byte Parity,

Write Back / Write Through

Y MMU: 48 Double-entry Fully Associative TLB, with

Separate 4-entry Micro TLB for Instruction & Data

Y Sys Interface: R5000 Downward Compatible, with

Features to Minimize Latency & Increase Throughput

T Debug: JTAG, N-Wire/N-Trace



TDSP & Image Processing Support



Extended Instructions

- MIPS-IV ISA, Plus Following Enhancements:
- 16 New Integer Multiply Accumulate Instructions
 - 32 x 32 Multiply with 64-bit Accumulate
 - 3 Cycle Latency, 1 Cycle Repeat Rate
- 1 32-bit and 64-bit Rotate Instructions
- Y 31 New Media Instructions
 - 8 x 8 bit Vector Instructions
 - Single 8 x 24-bit Vector Accumulator
 - Two or One Cycle Latency
 - 1 Cycle Repeat Rate for Most Instructions



- TDSP & Image Processing Support
- Y Maintain Performance with an inexpensive memory system



Memory Latency Tolerance Features

- **T** Large Caches
 - 32K I, 32K D
 - 2-Way
 - Per Line Locking
- Y Non-blocking Load/Store Unit
 - Up to 4 Data Prefetches
 - Up to 4 Non-blocking Loads or Stores
- Y Split Transaction System Interface
 - 4-entry Transaction Buffer
 - Up to 4 Outstanding Read Request
 - Interleaved Write Operations Between Read Request and Response



- **YDSP** & Image Processing Support
- Y Maintain Performance with an inexpensive memory system
- Y Easy and Inexpensive System Debug to Decrease System Designer's Time to Market



Debug Features


- 1 Industry-standard Debug Support
- Y IEEE 1149.1 JTAG
- Y N-wire, N-trace
- Y Full External Access to:
 - Processor Architecture State
 - System Memory
- Multiple Breakpoints on:
 - Instruction Address
 - Data Address
 - Data Value
- Y Single-step Through Code
- 1 Instruction Trace Capabilities and Performance Counters



- **YDSP** & Image Processing Support
- Y Maintain Performance with an inexpensive memory system
- Y Easy and Inexpensive System Debug to Decrease System Designer's Time to Market
- Y Clean and Efficient Microarchitecture




Micro-Architecture Block Diagram






Instruction Pipeline



SANDCRAFT

August 17, 1998

Data Pipeline




Left Pipe

Right Pipe



Genesis Microprocessor





NEC VR5464TM Device Specification*

Y Process 0.25um, 3LM, 6-T SRAM cells

Y Frequency 250 MHz Pipeline, 100 MHz I/O

Y Performance 519 MIPS, 10 SPECint95, 4.5 SPECfp95

T Die Size with scribe 47 mm²

Y Voltage Supply 3.3-volt I / O, 2.5-volt Core

Y Power Consumption 4.4 watts

Y Package 272-pin plastic BGA

Y Price (10K) \$95



*Source: Microprocessor Report 3/9/98 TM -- trademark of NEC Electronics

Feature Comparison

	VR5464	VR5432	RM5270	RM5230	EC603e	SA-110	SH7750
Architecture	MIPS	MIPS	MIPS	MIPS	PowerPC	ARM	SuperH
Vendor	NEC	NEC	QED	QED	Motorola	Intel	Hitachi
IP Provider	SandCraft	SandCraft	QED	QED	Motorola	Digital	Hitachi
Frequency	250 MHz	167 MHz	200 MHz	175 MHz	266 MHz	233 MHz	200 Mhz
Execution Units	6	6	2	2	4	1	2
Issue/clock	2	2	1 Int, 1 FP	1 Int, 1 FP	2	1	2
FPU?	yes	yes	yes	yes	no	no	yes
Hardware MAC?	yes	yes	yes	yes	yes	yes	yes
Vector operations?	yes	yes	no	no	no	no	yes
Caches (I/D)	32K / 32K	32K / 32K	16K / 16K	16K / 16K	16K / 16K	16K / 16K	8K / 16K
Non-blocking Load/Stores	yes	yes	no	no	no	no	no
Cache locking?	yes (per line)	yes (per line)	yes (per set)	yes (per set)	no	no	no
Bus width	64 bits	64 bits	64 bits	32 bits	64 bits	32 bits	64 bits
IEEE 1149.1 JTAG support?	yes	yes	yes	yes	yes	yes	?
Debug support?	yes	yes	no	no	no	no	no
Fab process / Metal Layers	0.25um / 3LM	0.25um / 3LM	0.35um / 3LM	0.35um / 3LM	0.35um / 4LM	0.35um / 3LM	0.25um
Die Size	47 mm ²	47 mm ²	84 mm ²	84 mm ²	98 mm²	50 mm ²	58 mm²
Voltage (V)	2.5 / 3.3	2.5 / 3.3	3.3V	3.3	2.5 / 3.3	1.65 / 3.3	1.8 / 3.3
Power (typical)	4.4W	2.5W	4.0W	3.6W	4.8 W	1.1W	1.5W
Dhrystone MIPS	519	347	260	227	376	268	360
MIPS/MHz	2.1	2.1	1.3	1.3	1.4	1.2	1.8
SPECint95	10 (est.)	n/a	5.5	4	6.7	n/a	n/a
SPECfp95	4.5 (est.)	n/a	6.1	4.2	n/a	n/a	n/a
Price (10K) - MPR 3/9/98	\$95	\$45	\$75	\$35	\$81	\$49	\$40



Conclusion

Project Goals Emphasized:

- Property Design Efficiency and High Execution Throughput
 - ⇒ De-coupled Instruction Fetch and Execution Datapaths
 - ⇒ Symmetric Dual Pipelines
 - ⇒ DSP & Image Processing Extensions
- 1 Low Cost without Sacrificing Performance
 - ⇒ Efficient Memory
 - ⇒ Clean Superscalar implementation
 - ⇒ Inexpensive Processor
 - ⇒ Debug Support for Faster System Design
- Making a Clean Design to Achieve the Shortest Development Time
 - ⇒ From Specification to Tapeout in 15-1/2 Months

Full Featured, Desktop Performance, Embedded Price





Engines For The Digital Age

www.sandcraft.com