TITAC-2:

A 32-bit Scalable-Delay-Insensitive Microprocessor

Takashi Nanya^{1),2)}

Akihiro Takamura²⁾, Masashi Kuwako¹⁾, Masashi Imai¹⁾ Taro Fujii²⁾, Motokazu Ozawa²⁾, Izumi Fukasaku²⁾, Yoichiro Ueno²⁾ Fuyuki Okamoto³⁾, Hiroki Fujimoto³⁾, Osamu Fujita³⁾ Masakazu Yamashina³⁾, Masao Fukuma³⁾

Research Center for Advanced Science and Technology, University of Tokyo
 Department of Computer Science, Tokyo Institute of Technology
 Microelectronics Research Laboratories, NEC Corporation

PRESENTATION OVERVIEW

Why Asynchronous ?

Scalable-Delay-Insensitive Model

TITAC-2 Architecture

Design Methodology

Chip Implementation

Conclusions



Why Asynchronous ?

CMOS Technology in 2007 (suggested at ISSCC97) Minimum Tr. size : $0.1 \mu m$ Number of logic Trs. : $50M/cm^2$ Gate delay: 10psChip area: $10cm^2$

Fundamental Limitation:

"No signal can run 3mm, or probably even 1mm, in 10ps."

Wire delays moving into dominance on chip, getting harder and harder to control

Synchronous systems cannot enjoy the ultra-high speed of "picosecond devices" !!

Why Asynchronous ?

Without any global clock

1. Potentially fast operation:

Achieve "average-case" performance, i.e. optimize frequent operations and allow rare operations to spend more time

Future technology scales up system performance

2. Timing-fault-tolerance:

Robust and resilient with possible delay variation caused in fabrication process and operating environment

3. Low power consumption:

Signal transitions occur only when and where needed

4. Ease of modular composition:

No clock alignment needed at interfaces

Can overcome design complexity





Delay Models

Assumptions on gate and wire delays.Play an essential role for dependable system design.Must be carefully examined and validated for design process, device technology and operating environment.

Synchronous: Fixed or bounded delays that are known a priori **Asynchronous:** Variable delays that are unknown

Fundamental-Mode: Bounded gate and wire delays
Speed-Independent: Unbounded gate delays with no wire delays
Delay-Insensitive: Unbounded gate delays and wire delays
Quasi-Delay-Insensitive: Delay-Insensitive + Isochronic Forks
(All branches of a fork have the same wire delay)

TITAC-2 FOIL 5

Observations

Synchronous or Bounded-Delay model:

Too optimistic of uncontrollable wire delays Can make design expensive to guarantee reliable operations

Delay-Insensitive or Quasi-Delay-Insensitive model:

Too cautious against unlikely variations of delay Can cause excessive hardware overhead and performance penalty

What is likely in future VLSI technology ?

Component delays are liable to uncontrollable variation through design phase, fabrication process, operating environment, aging, etc

However,

It is unlikely that some delays decrease (increase) while others increase (decrease)

 \rightarrow Scalable-Delay-Insensitive (SDI) Model

Scalable-Delay-Insensitive (SDI) Model

Unbounded delays with bounded relative variation ratio [Definition]

Consider any two components C_1 and C_2

 d_1, d_2 : Delays for C_1, C_2

 $D = d_1/d_2$: Relative delay D of C_1 to C_2

 D_e : Estimated relative delay(at design phase)

 D_a : Actual relative delay (through system's lifetime)

 $R = D_a/D_e$: Relative variation ratio

Then, SDI model assumes that 1/K < R < K, where K is a constant (maximum variation ratio)

How SDI model works

Specification: Transition t_1 precedes transition t_2 **DI implementation :** t_2 must be caused by t_1



QDI implementation: t_2 may be caused by other fanout branch that shares its stem with t_1



SDI implementation: t_2 may be caused by common stem tthat also causes t_1 , if $K \cdot d_1 < d_2$









SDI Design Methodology

- Step 1: Divide the entire system into functional blocks
- Step 2: Design each block as well as interconnections with QDI model
- **Step 3:** Determine *K* considering process technology and area size of each block
- **Step 4:** Apply SDI implementation to each QDI block whenever $Kd_1 < d_2$
- **TITAC-2 design:** K = 2 validated by limiting each functional block to be within a maximum of $1.93mm \times 1.93mm$ based on 0.5μ CMOS technology used



<u>TITAC-2 Architecture</u>

Asynchronous (clock-free) version of MIPS-R2000

Why MIPS-R2000?

Nice target to demonstrate asynchronous design Easy to compare with synchronous counterpart Reasonably simple to design C Compiler available

Instruction set ; almost same

Some instructions modified;

multiply/divide resulting in least significant 32 bits 2 delay slots for branch instructions privileged instructions

Object code: not compatible due to different instruction encoding

TITAC-2 FOIL 11

Logical	AND, ANDI, OR, ORI
	XOR, XORI, LU, LUI
Arithmetic	ADD, ADDI, SUB, SUBI
Multiply	MUL, MULU
Divide	DIV, DIVU, MOD, MODU
Compare	SLT, SLTI, SLTU, SLTIU
Shift	SLL, SRA, SRL
	SLLV, SRAV, SRLV
Load	LB, LBU, LH, LHU, LW
Store	SB, SH, SW
Branch	J, JR, JAL, JALR
	BEQ, BNE, BGTZ, BLEZ
	BGEZ, BGEZAL, BLTZ, BLTZAL
Privileged	MOVSR, MOVRS, RFE, SYSCALL
Instructions	

TITAC-2 Instruction Set





Data-Path Encoding

2-rail 2-phase (return-to-zero) for register transfer Working phase: $(0,0) \rightarrow (0,1)$: logic value "0" has arrived $(0,0) \rightarrow (1,0)$: logic value "1" has arrived Idle phase: $(0,1) \rightarrow (0,0)$: logic value "0" has cleared away $(1,0) \rightarrow (0,0)$: logic value "1" has cleared away Bundled-Data for on-chip cache and external interface

∕ू



Pipeline Latch Asynchronous FIFO: 4 primitive latches in cascade 7% faster than 3-latch FIFO rd_req' X' С С С С х X' С $\overline{\mathbf{X}}$ С С Y rd_req wr_ack primitive (X, X) : write data input latch (Y, \overline{Y}) : read data output TITAC-2 FOIL 17











Chip Implementation

Fabricated in NEC's 0.5 μm , 3.3 V CMOS Process with 3 metal layers

Die size: 12.15mm × 12.15mm 496,367 Logic Transistors + 8.6K Byte Memory macro

Number of I/O pins: 164 (excluding power pins)





Performance

Dhrystone V2.1 benchmark

52.3 VAX MIPS consuming 2.1 W at 3.3 V in room temperature

Delay Insensitivity

Power Supply Voltage: from 1.5 V to 6.0 V(variable)

Chip Surface Temperature: from $-196^{\circ}C$ to $+100^{\circ}C$





Tools Used

Commercial: synchronous

Verilog for RT-level and logic level simulation

Cell-3 Ensemble for layout and design rule check

Saber for analog simulation of original macros

Home-made: asynchronous

- Asynchronous synthesis from STG
- Speed-independent logic verification
- Delay evaluation
- Test generation



Conclusions

