

P55C Micro-Architecture – The First Implementation of the MMX™ Technology

**Michael Kagan
Intel Corporation
Israel Design Center**

August 20, 1996




Outline

- **Micro Architecture Overview**
 - Instruction Decode
 - Pairing
 - MMX™ Technology Execution Units
 - Pipeline
- **Performance**
- **Summary**

Implementation Goals and Challenges

- **Significant performance improvement of multimedia and communications applications**
- **No impact on device speed**
- **Maximize usage of existing micro-architecture**
 - **New instructions to decode**
 - **Unique execution units**

MMX™ Technology Implementation



MMX™ Technology Added in Parallel to the Existing Integer and FP H/W


Decoding MMX™ Technology Instructions

- **0F prefix becomes a mainstream opcode**
 - All MMX™ technology instructions start with 0F
- **Length decoder extended to 4 bytes**
 - Quadruple 0F decode bandwidth
- **Capable of issuing two MMX technology instructions per cycle**

**Decoder Supports Full Bandwidth
for New Instructions**

MMX™ Technology Execution Pipe

- MMX™ technology instructions use the integer pipe
- After the Execute stage the MMX technology pipe continues to the Mex and WM stage
 - Multiply instructions continue in the MMX technology pipe to the M2, M3 and WMul stages



MMX™ Technology Execution Units

- All MMX™ technology Instructions can be issued every clock


Operation	# Of Units	Latency	Throughput	Pipes
ALU	2	1	1	U and V
Multiplier	1	3	1	U or V
Shift/Pack/Unpack	1	1	1	U or V
Memory Access	1	1	1	U
Integer Register Access	1	1	1	U

**Maximum Throughput for New Instructions
Most Instructions Can Be Paired**

MMX™ Technology


Instructions Execution

IDCT Inner Loop Execution



**Utilize SIMD and Micro-Architecture Parallelism
To Achieve Performance**

P55C Multimedia Kernels Performance



Summary

- **P55C with MMX™ technology will provide significant performance improvement for multimedia and communications applications**
- **Clean MMX technology implementation without sacrificing device speed**
- **P55C maximizes usage of existing Pentium® Processor micro-architecture**
- **Product introduction expected in Q1'97**

**Intel's MMX technology --
For the next generation of multimedia
and communications**