


R10000 Superscalar Microprocessor


Ali Ahi, Yung-chin Chen, Robert Conrad, Randal Martin,
Ratan Ramchandani, Mahdi Seddighnezhad, Greg Shippen,
Hong-men Su, Hector Sucar, Nader Vasseghi,
William Voegtli Jr., Kenneth Yeager, Yeffi

Presentation Outline


- Architecture of CPU and FPU
- Memory Hierarchy
- System Configuration
- Verification and Design Methods




R10000 - Block Diagram



R10000 - Pipelines






Register Renaming




During any cycle, each physical register number is either in Mapping Table, Active List, or Free List.

Control Paths






R10000 Memory Hierarchy



Parallelism in Data Cache




Four sections can be independently allocated. CPU accesses are 64 bits wide, 2-way associative. Refill and write-back are 128 bits wide. (Way is known.)


Five control units can operate in parallel, if resources do not collide.

Data Cache Pipelines


Load which hits in primary cache:



Store which hits in primary cache:




Load which misses in primary cache:




Non-blocking Cache


Concurrent refill times reduce effective cache latency.




Data Cache Interleaving




System Configurations




Clocks and Output Drivers




Refill from Set-Associative Secondary Cache



Secondary Cache Error Protection



System Interface Block Diagram





Functional Verification Methodology

- **Tools and environment:**
 - **Inhouse HDL and simulator with backup and replay.**
 - **Graphical user interface for simulation and regression.**
 - **An instruction level simulator as a reference machine, which checks**
 - **Architecture registers**
 - **Memory hierarchy**
 - **Programmable random code generators for UP and MP.**
 - **Arc coverage and consistency checking for state machines.**
- **C-based System Model supports**
 - **Secondary cache array, memory controller and array, bus controller.**
 - **Bus protocol checking.**
 - **External events :**
 - **programmable or purely random**
 - **imbeded in diagnostics for fine-grain control**
 - **1 to 4 processor configuration.**

Diagnostic Development



- **Directed Diagnostics**
 - **Architecture Verification Programs (AVP)**
 - **Microarchitecture Verification Programs (MVP)**
 - **Implementation Verification Programs (IVP)**
- **Random Diagnostics From Programmable Random Code Generators**
 - **Functional unit intensive**
 - **Load/Store intensive**
 - **Branch intensive**
 - **Mix of the above under UP and MP environments**
- **Diags are self-checking and/or compared with the reference machine.**
- **UP and MP applications.**
- **Booting O/S's on R10000 RTL : 2 Unix O/S's and NT.**

Test Features




- On-chip virtual output pins:
 - Physical design partitioning
 - Direct observability of internal signals
 - Signature compression through LFSRs (Linear-Feedback Shift Register)
- Dedicated test structures:
 - No performance impact
 - No logic design overhead
 - No special clock requirements
- Enhanced debug and diagnostics:
 - Cycle-by-cycle sampling of internal signals
 - Observed signals correlate to logic specification
 - Signature analysis
- Test cost reduction:
 - No special ATE requirements
 - Internal test-output compression by signature
 - Test and fault partitioning.
 - Reduced test time and higher fault coverage

Clock and Power Distribution



Signal Repeaters on Long Wires



R10000 Die Photo

This sheet shows physical placement of major blocks.
(Full color photo slide will be shown at Hot Chips.)

