



Computer Systems

# Performance Evaluation of the Superscalar Speculative Execution

## HaL SPARC64 Processor

by

**Andrew Essen and Stephen Goldstein**

ae@hal.com

steven@hal.com

Aug. 95




Computer Systems

## Outline of Talk

- ⇒ **Machine description**
- ⇒ **Performance Prediction Methods**
  - Options Evaluated
  - Validation of Predictions
  - Measuring Superscalar Execution
  - "What-if" Studies of Performance
  - A Brief Survey of Superscalar Performance
  - Conclusions and Perspective


# Machine description



See HaL track at COMPCON95 and papers in ISSCC95 for details

Aug. 95

# Processor Details



Aug. 95

## Performance Estimates

$$\text{Elapsed Time} = \text{CPI} \times \text{Cycle time} \times \text{Inst. count}$$

- **Cycle per Inst\*:** Predicted by the Timer software model

Input from HaLsim traces


Statistical sampling techniques were used

- **Cycle time:** Determined by technology and logic design
- **Inst. count:** Measured with applications run on HaLsim

\*Sometimes it's more convenient to use Instructions per Cycle:  $\text{IPC} = 1 / \text{CPI}$

Aug. 95

## Simulation Process



Aug. 95



## Outline of Talk

- Machine description
- Performance Prediction Methods
- ⇒ **Options Evaluated**
- ⇒ **Validation of Predictions**
- Measuring Superscalar Execution
- “What-if” Studies of Performance
- A Brief Survey of Superscalar Performance
- Conclusions and Perspective

Aug. 95



## Timer is a Flexible Tool


### 200+ Independent Options Handled as Switches in Timer

- Functional unit Latency, Number of, and Queue depth
- Cache sizes, Organizations and Levels
- Branch prediction, Fetch policies
- Issue rules, Peak Issue rate, and Instruction window size
- Translation and Memory latency and bandwidth (incl. TLB miss modeling)
- Magic Options (e.g. perfect caches, perfect branch predict, . . .)
- . . .


### Options Not Easily Handled in Timer

- Speculative side effects
- I/O -- contention from DMA
- Major changes in pipeline stages

Aug. 95



Aug. 95



Aug. 95




## Outline of Talk

- Machine description
- Performance Prediction Methods
- Options Evaluated
- Validation of Predictions
- ⇒ **Measuring Superscalar Execution**
- ⇒ **“What-if” Studies of Performance**
- A Brief Survey of Superscalar Performance
- Conclusions and Perspective


Aug. 95




## Time Line, Cycle, and Issue Three Views -- Same Data



Summarized by Cycles




Summarized by Issue Opportunities



Aug. 95



# IPC Calculations




$$IPC = \sum_{n=0}^4 P(n\text{-issue cycles}) \times n$$

For this example:

$$IPC = .5(0) + .05(1) + .15(2) + .05(3) + .25(4)$$

$$IPC = 1.50$$



$$IPC = \% \text{ inst. issued} \times \text{opportunities/cycle}$$

For this example:



$$IPC = 37.5\% \times 4$$

$$IPC = 1.50$$

Aug. 95



# Timer Output Shows Details



Teaching Example  
Not Real Data

Aug. 95







## SPEC92 Integer Benchmarks

### 6 benchmarks

- |                |               |  |
|----------------|---------------|--|
| • 008.espresso | Logic Design  | Gens and optimizes programmable arrays   |
| • 022.li       | Interpreters  | Lisp interpreter solves 9 queens problem |
| • 023.eqntott  | Logic Design  | Translates logic to Boolean truth tables |
| • 026.compress | Data Compress | Compresses using Lempel Ziv coding       |
| • 072.sc       | Spreadsheet   | Calculates budgets etc.                  |
| • 085.gcc      | Compiler      | Translates C source into Sun assembly    |

Typically each benchmark executes  $10^9$  to  $10^{10}$  instructions.

SPEC™ of Standard Performance Evaluation Corporation


Aug. 95

3.1-18




## HaL SPARC64 Design Point

Fraction of Cycles



Benchmark results estimated with Timer

Aug. 95



Aug. 95

**“Back of the Envelope” Sanity Check**

$$IPC^{-1} = CPI = .25 + 8 \times MR(Br) + 4 \times MR(l) + 28 \times MR(L1)$$


4 issue/cyc	8 cyc/miss	4 cyc/ l-zero miss	28 cyc to DRAM
	.025 miss/inst	.015 miss/inst	.0056 miss/inst

**This gives a rough estimate of performance**


**CPI = .67 or IPC = 1.5**

MR is Miss Rate expressed as Misses per Instruction Retired


Aug. 95




Aug. 95



Aug. 95



Aug. 95



Aug. 95



Computer Systems

## SPECint92 / MHz

- ⇒ **SPECint92 and SPECint92 / MHz are good metrics**
- ⇒ **Broader comparisons allowed**
  - IPC's are seldom published
  - SPECint results are publicly available
- ⇒ **Directly comparing IPC's has "the MIPS problem"**
  - Different architectures make IPC comparisons meaningless across vendors
  - A machine running the same benchmark with different binaries can give misleading IPC results


Aug. 95

3.1-26



Computer Systems

## Diminishing Returns from Multiple Issue



Diminishing Returns from Multiple Issue is a Universal Problem

Other vendor SPECint data from recent SPEC Newsletters

Aug. 95



## Efficient Superscalar Operation is Difficult

### Recent Performance Claims of 64 bit RISC Processors

Model	SPECint92@MHz	SPECint / MHz
UltraSPARC R10000	240 @ 167	1.4
SPARC 64	300+ @ 200	1.5+
620	256 @ 154	1.7
PA8000	225 @ 133	1.7
	360 @ ~200	1.8

SPECint92 / MHz is a Figure-of-Merit for Micro-Architectures, Most Vendors Claim to be Doing About Equally Well.

Vendor data from recent Microprocessor Reports

Aug. 95



## Conclusions

- ⇒ **It's hard to sustain high IPC's**
  - Simply increasing peak issue rates runs into Amdahl's law
  - Parallel out-of-order execution is not a panacea
- ⇒ **Impacts of proposed features must be evaluated**
  - Test cases should be realistic
  - Modeling can identify true bottlenecks and opportunities
  - Quick analyses plus detailed simulations make a powerful tool
- ⇒ **Benchmark execution time is the correct metric**
  - Focusing solely on IPC's is dangerous

Aug. 95



Computer Systems

## Perspective

⇒ **We've come a long way from 1 SPECint92 machines**

The SPEC92 "reference machine" is

- 5 MHz, single issue, CISC architecture
- circa 1978

⇒ **From 0.2 to 1.67 SPECint92/MHz**

- Over a factor of 8 improvement

⇒ **5 MHz to 154 MHz**

- Over a factor of 30 improvement

**These Improvements Multiply giving  
250+ Times Faster Uniprocessors**

Aug. 95

3.1-30



Computer Systems

## Acknowledgment

THE AUTHORS WISH TO THANK and ACKNOWLEDGE  
THE CONTRIBUTIONS OF:

- THE HAL ENGINEERING
- THE HAL TEST TEAMS
- THE HAL SOFTWARE OS AND TOOLS TEAMS
- THE HAL COMPILER DEVELOPMENT TEAM
- OTHER MEMBERS OF HAL ARCHITECTURE AND PERFORMANCE  
PARTICULARLY:  
VENKAT BUDUMA, MYKE SMITH, AND DR. WINFRIED WILCKE

Aug. 95

