

■ MOTOROLA INC. ■

## **A PCI Bridge Chip (MPC105) with a Cache and Memory Controller for PowerPC™ Microprocessor**

Karl Wang, Chris Bryant, Mike Carlson, Tom Elmer,  
Adrian Harris, Mike Garcia, C. S. Hui, C. K. Leung, Brian  
Reynolds, P. O. Tang, Laura Weber, Jim Wenzel, Glen  
Wilson, Mike Becker

Somerset Design Center

Motorola Inc.

6501 William Cannon Drive West

Austin, Tx. 78735-8598

(512) 795-7136

Karlw%ibmoto.com@oakhill.sps.moto.com

PowerPC™ is a trademark of IBM Corporation


■ MOTOROLA INC. ■

## **A PCI Bridge Chip (MPC105) with a Cache and Memory Controller for PowerPC™ Microprocessor**

### **OUTLINE**


- INTRODUCTION
- DESIGN FEATURES
- ARCHITECTURE
- PERFORMANCE
- PACKAGING
- SUMMARY

## PC System Using MPC105 and PowerPC Processor




## MPC105 Features

- Single chip.
- PowerPC Reference Platform (PRP) compliant.
- PowerPC 601, 603, 604 microprocessors.
- 32-bit address bus, 64 (or 32)-bit data bus.
- Direct mapped L2 cache (write-through, write-back).
- SMP upgrade.
- DRAM or SDRAM (1GByte).
- ROM (16MByte).
- Byte writes to flash EPROM (1MByte).
- Fully PCI compliant.
- Bi-endian support.
- Power management.




## DRAM Memory Organization




8 Banks support memory with sizes upto 1 GByte


## Secondary Cache System Block Diagram





### Internal Buffering



### Copyback Buffer







### Performance

Transaction	Number of Cycles
<b>Processor-to-Memory</b>	
Burst read from L2	3-1-1-1
Pipelined burst read from L2	3-1-1-1/1-1-1-1
Burst write to L2	3-1-1-1
Burst read from DRAM	8-3-3-3
Burst write to DRAM	8-3-3-3
<b>PCI-to-Memory</b>	
Pipelined Burst read	9-1-1-1-1-1-1-1-1/4-1-1-1-1-1-1
Pipelined Burst write	2-1-1-1-1-1-1-1-1/2-1-1-1-1-1-1
<b>Processor-to-PCI</b>	
Single read	12
Single write	5

2 to 1 mode



# Motorola MPC105




PCI Bridge / Memory Controller for Power PC™

Power PC™ is a trademark of IBM corporation

■ MOTOROLA INC. ■

## C4/CBGA Package Technology



## SUMMARY

- PowerPC Reference Platform (PreP) compliant bridge between PowerPC microprocessor and PCI bus.
- PCI compliant.
- Integrated L2 cache and memory controller.
- Architecture optimized for performance.
- 0.5 $\mu$ m, 4-level metal CMOS technology.
- Die size of 6.2mmx5.7mm (39mm<sup>2</sup>).
- 247K devices.
- C4/304 pin Ball Grid Array.
- Worst case power dissipation of 2.6 W at 66 MHz.
- Power management.