

# **A 500-MHz, 32-b, 0.4- $\mu$ m CMOS RISC Processor (GALLOP)**

**HOT CHIPS VI Aug. 14-16. 1994**

**Kazumasa SUZUKI, and Masakazu YAMASHINA**  
**System ULSI Res. Lab. Microelectronics Res. Labs.**  
**NEC Corporation**

1120 Shimokuzawa, Sagamihara, Kanagawa 229, JAPAN

TEL +81-427-71-0746 FAX +81-427-71-0881

e-mail suzu@mel.cl.nec.co.jp masa@mel.cl.nec.co.jp

## **OUTLINE**

- 1. Challenge**
- 2. Chip photo and main features**
- 3. Architecture for high speed processor**
- 4. Key circuit techniques  
and experimental results**
- 5. Summary**

## CHALLENGE

### Making a high speed processor

- Fabrication technology 0.4  $\mu\text{m}$  CMOS
- Design of high speed function blocks
- High speed oriented architecture
- Integration techniques for high speed function blocks

## MAIN FEATURES & CHIP MICROPHOTOGRAPH

### Fabrication technology

0.4-  $\mu\text{m}$  CMOS 3-level Al

### Chip size

7.90 mm  $\times$  8.84 mm

### Number of transistors


201,478

### Power supply

3.3 V

### Power dissipation


6 W at 500 MHz



## ARCHITECTURE FOR HIGH SPEED PROCESSOR


- 8-stage pipelined datapath
- Simple datapath control
- No pipeline hold
- No register forwarding
- Testing

## ARCHITECTURE




## SIMPLE CONTROL - NO PIPELINE HOLD



★ Instruction cache misses on operation "B"



## SIMPLE CONTROL - SEQUENCER

Only cancellation of writing RF & D-cache is essential to killing instruction.





## HINT FOR NEXT GENERATION

### Simpler datapath control

**Easily decoding instruction**

**ex. VLIW**


**Encoding register forwarding operation in instruction  
for implementing register forwarding handling**


**Minimize the number of hold-stages**

**Using pipeline sequencer**

## MINIMIZE NUMBER OF HOLD-STAGE

Data hazard occurs in "A" and "B".  
Minimizing the number of hold-stages  
reduces the loads of the control circuits.






## KEY CIRCUIT TECHNIQUES


- **Stable power and ground lines**
- **High-frequency PLL clock generator**
- **Small-skew clock distribution strategy**
- **High-speed input and output buffer circuit**

## POWER & GROUND LINES



Total decoupling capacitance on chip 0.027 μF

## Power supply voltage bounce




## PLL CLOCK GENERATOR

### Requirements for PLL

500-MHz output


Small output jitter





# EXPERIMENTAL RESULTS OF PLL

**PLL output waveform**




Input  
62.5 MHz

Output  
500 MHz


↑ 1 V/div.  
← 5 ns/div.



**Output Jitter**



Output jitter 58 ps (3%)  
(This signal is 1/16 pre-scaled.)

# CLOCK DISTRIBUTION STRATEGY





**SUMMARY**

- **500-MHz, 32-b, 0.4- $\mu$ m CMOS RISC processor**
- **Architecture for high speed processor**
  - 8-stage pipelined datapath**
  - Simple datapath control using sequencer**
  - No register forwarding in datapath**
  - On chip test function**
- **High-speed circuit techniques**
  - Power and ground line structures**
  - PLL clock generator**
  - Stage-connect clock distribution**
  - High speed input and output buffer circuit**

