

HARP-1 :  
A 120 MHz Superscalar PA-RISC Processor

Kenji Matsubara, Takashi Hotta,  
Kenichi Ishibashi, Teruhisa Shimizu

Hitachi, Ltd.



HARP Project


- develop Hitachi Advanced RISC Processors

HARP-1 Design Goals


- Competitive Performance
- 0.5  $\mu$  m BiCMOS Technology
- PA-RISC Architecture



# Chip Block Diagram



 HITACHI



### EU (execution unit)

- 2 ALUs
- 2 Shift/Merge units
- 1 PC-relative branch adder
- 7 port Register File (4 read + 3 write)
- 2 instructions execution per cycle  
(peak performance : 240 MIPS @ 120 MHz)




### FU (floating-point unit)

- fully pipelined Multiplier and Adder
- latency
  - multiply : 4 cycles
  - add : 4 cycles
  - divide : 19 cycles
- 7 port Register File (4 read + 3 write)
- 2 instructions execution per cycle  
(peak performance : 240 MFLOPS @ 120 MHz)




## Integer Pipeline



IF : Instruction Fetch  
D : Decode  
E : Execution  
A : Cache/TLB Access  
N : Nullification / Interruption  
W : GR Write

 HITACHI


## Floating-point Pipeline



IF : Instruction Fetch  
D : Decode  
E1– E4 : Execution  
W : FPR Write

 HITACHI

## Superscalar Implementation



- 2 instructions aligned on 8B-boundary
- A tag bit in I-cache to indicate dependency between two instructions




## Dual Issue Rules

Even \ Odd	Integer	Floating	Branch	LD/ST
Integer	*	*	*	*
Floating	*	*	*	*
Branch				
LD/ST	*	*	*	

- No Register dependency
- No Resource conflict



## Cache/TLB Configuration



HITACHI

## Cache/TLB Features

### On-chip Cache

- I-cache 8KB / D-cache 16KB , Direct mapping
- Store-through
- Error detection with parity

### On-chip TLB

- I-TLB 128 page entries + 2 block entries , Direct mapping
- D-TLB 128 page entries + 2 block entries , Direct mapping
- Error detection with parity

### On-chip Store Buffer

- 6 entries (16B/entry)

HITACHI

## Cache/TLB Features (cont'd)

### Off-chip Cache

- 256KB – 4MB (I/D combined) , Direct mapping
- Store-in
- Error detection/correction with ECC

### Off-chip TLB

- 2K – 32K page entries (I/D combined) , 2-way set-associative
- combined with cache Tags
- Error detection with parity

### Processor Bus

- 8B wide
- 1/2 x processor frequency



## Logic Verification

- Event driven simulation of entire chip (gate level description)
- S/W Simulator with H/W accelerator on Supercomputer Hitachi S-820
- Number of simulated gates : apporx. 850K
- Design errors detected : 27 % of total design changes



## Physical Characteristics

Process Technology	0.5 $\mu$ m BiCMOS
Cycle Time	120 MHz (8.3 ns)
Die Size	16.2 mm x 16.5 mm
Number of Transistors	2.8 million
Package	595 pin PGA
Number of Signal Pins	381
Power Dissipation	20 W @ 120 MHz
Power Supply	3.3 V



## BiCMOS Device Characteristics

### Bipolar Circuit

• emitter size	0.6 $\mu$ m X 4.0 $\mu$ m
• $h_{fe}$	100
• $f_t$	16 GHz

### CMOS Circuit

• $L_{eff}$ length	0.5 $\mu$ m
• $T_{ox}$	9 nm

### Interconnection

• Layers	4 Metal layers ( 1 W + 3 AL)
• pitch	2 $\mu$ m (W, AL1, AL2) 4 $\mu$ m (AL3)





## Performance

This slide shows Benchmark Performance.



## Conclusion

- Fast clock rate : 120 MHz (8.3 nsec)
- Selective use of 0.5  $\mu$  m CMOS and BiCMOS technology  
High density : CMOS  
Critical paths : BiCMOS
- Superscalar implementation of PA-RISC

