#### A 300MHz 115W 32b Bipolar ECL Microprocessor

Norman P. Jouppi, Patrick Boyle, Jeremy Dion, Mary Jo Doherty, Alan Eustace, John Fitch, Ramsey Haddad, William Hamburgen, Russell Kao, Robert Mayo, Suresh Menon, Louis Monier, Don Stark, Richard Swan, Silvio Turrini, Leon Yang

Digital Equipment Corporation Western Research Lab

250 University Avenue Palo Alto, CA 94301

#### **Research Project Goals**

This chip is the result of a project with three interrelated goals:

- Develop expertise in custom ECL microprocessor design
- Develop high-performance microprocessor packaging
- Develop CAD tools for synthesis and analysis of VLSI ECL

Some non-goals included:

- Implementation of floating-point or virtual memory
- Multiprocessor support
- Highest SPECmark

## **Research Prototype Overview**

Process	1µm single-poly
Devices	486K BJTs, 206K resistors
Internal power supply	-5.2V, 21.2A
Input termination supply	-2V, 4.8A
Data cache	2KB
Instruction cache	2KB
Package	504 pin, 366 signal
On-chip Clock	300Mhz
Power	115W

## **One Perspective on 115W**

Sum of all chip powers disclosed at Hot Chips '92:

Alpha	30W
HP	20W
Spacle	2W
LSI graphics	4W
ARM	1W
SPARC90	1W
CM5 vector	5W
Fujitsu uVP	5W
Intel NIC	ЗW
Intel MRC	2W
Total given	73W

Note: 9 chips did not list their power dissipation!

Numerical model of die temperature:



## How is the chip cooled?



## Package photo



# Package Electrical Issues

Plastic pin grid array.

50 ohm traces.

Termination resistors for all inputs are on-chip:

*Power\_per\_input* = 
$$\frac{V^2}{R} = \frac{1.2^2}{50} = 28.8 mW$$

With 202 inputs, this accounts for 5.82W.

## **Processor Organization**



## Die Photo Before TAB Gold

<u>-</u>	ġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġġ
	Data cache ************************************
Our pads	Biases and clocks
Data cache tags =	buffer: tors file unit a PC and PSW instruction PSW instruction achieves with the second seco
	Dises and clocks
	Data cache

Both 2KB instruction and data caches:

- Have 16B lines.
- Have byte parity.
- Are direct-mapped.

The data cache is write-through.

In both caches, parity errors are converted to cache misses.

#### <u>300Mhz!</u>

Custom ECL vs. CMOS:

 $time_{wire} \propto \frac{V_{swing} \times C}{I_{drive}}$ 

Custom ECL:

- Minimizes both V<sub>swing</sub> and C
- Maximizes Idrive

Voltage swings on-chip:

Single-ended	575mV
Differential	230mV
Cascode	70mV

## "Squeaky Clean" ECL



Each term in the noise budget is verified before tapeout.

## 21A Internal Supply Current

Gold bus bars supply large currents with low IR drops.



Entire die is covered with gold bus bars.

Inner row of pads on long sides are all Vcc and Vee1.

Power pads are bonded with 1.8mil gold bond wires.



## IR Drops on Vee1

Power supply network extracted from layout and modeled:



Maximum drop is 14.5mV.

## Clocking

On-chip phase-locked loop generates a high frequency chip clock from a low frequency board clock.

Any multiple of 1X to 8X the board clock can be generated.

A typical board clock is 75Mhz (4X).

All I/O pads have flip-flops clocked with the board clock.

No signals running at the chip clock frequency cross the package.

#### <u>Testing</u>

All on-chip flip flops and pad ring flip-flops have scan.

Scan is a small overhead in ECL.

Since the entire die is covered with 1 mil thick gold bus bars, scan is very important for debugging of the design.

## External Interface Overview

The external interface is dominated by large unidirectional busses.

These work in conjunction with a pipelined board cache.

Each bus transitions every board clock.

Tags and data are independently accessed during writes.

Read bandwidths up to 4.8GB/sec, 1.2GB/sec typical.

Write bandwidths up to 2.4GB/sec, 0.6GB/sec typical.

#### **External Interface**



Example: 3 writes to different 8B addresses followed by an instruction cache miss:

		To tags	Cache tags	From tags	On-chip control	To data	Cache data	From data
Time	Cycle 1	Probe #1						
	2	Probe #2	Probe #1					
	3	Probe #3	Probe #2	Probe #1				
	4		Probe #3	Probe #2	Probe #1			
	5	l miss		Probe #3	Probe #2	I miss		
Ţ	6		l miss		Probe #3	Write #1	I miss	
	7			l miss		Write #2	Write #1	l miss
	8					Write #3	Write #2	
	9						Write #3	

#### **External Cache Pipestage**

#### CAD - Synthesis

The chip was designed largely with CAD tools developed by the design team.

The schematics are graphical representations of C++ programs.

The design consists of 554 different cells:

93 Are hand-drawn.

461 Are automatically generated.

#### CAD - Analysis

Switch-level simulation of entire extracted layout, including the caches. Performance tuning with a bipolar transistor-level timing analyzer. Voltage drops on power supply and reference networks were calculated. Noise margins and saturation margins on all circuits were verified.

#### **Conclusions**

Custom ECL enables:

- 300Mhz operation with 1µm feature sizes (circa 1990)
- Logic density comparable to custom CMOS
- Processor cost similar to CMOS microprocessor cost, not mainframe CPU cost