

The P5 Floating-Point Unit

Dror Avnon

Intel Corporation

Agenda

- **Design Goals**
- **Micro-Architecture Overview**
- **Register-Stack Manipulation**
- **Transcendental Functions**
- **Compiler Optimization**
- **Summary**

Design Goals

- Architectural Compatibility
 - Full Compatibility with Intel486™ CPU
 - IEEE Standard 754
- High Performance
 - 4-10 Times Intel486™ DX 33MHz CPU

*4-5 w SCALAR
6-10 w VECTORIZABLE CODE*

Micro-Architecture Overview

Floating Point Pipeline

- Three Dedicated Arithmetic Units
- Eight Stage Pipeline

Integer Pipe:

PF	D1	D2	E	WB
----	----	----	---	----

FP Pipe:

PF	D1	D2	E	X1	X2	WFER
----	----	----	---	----	----	------

- Three Execution Stages

*operand
format
(16/32/64)*

*operand
register*

FP EXECUTION

Micro-Architecture Overview

Floating Point Pipeline Characteristics

- One Cycle Throughput
- Execution in U-Pipe
- U-Pipe and V-Pipe Used to Access Data Cache
- Concurrent Data Cache Access and FP Computation
- Tuned for Double Precision Memory-Register Operations

*R-R
SP OPS
JUL
(15)*

Micro-Architecture Overview

Safe Instruction Recognition

- Early Detection of Potential Exceptions

Example:

FMULP Recognized as Safe

Cycle 1 → FMULP ST (2), ST
 Cycle 2 → FADD QWORD PTR [EAX]

FMULP Recognized as Unsafe

Cycle 1 → FMULP ST (2), ST
 Cycle 2 → 0
 Cycle 3 → 0
 Cycle 4 → 0
 Cycle 5 → FADD QWORD PTR [EAX]

NO UNSAFE OCCUR IN SPEC SCENARIOS

DON'T ALLOW OUT-OF-ORDER COMPLETION REPORT PRECISE EXCEPTIONS



Micro-Architecture Overview

Arithmetic Units

- Multiplier *80 BITS*
 - Full Extended Precision Multiply Array
 - Three Cycles Latency for All Precisions
 - Support for Integer Multiplication
- Adder
 - Execution of Majority of Basic Instructions
 - Three 71-Bit Adders
 - Two 69-Bit Shifters
 - Three Cycles Latency for All Precisions
- Divider *2 BITS/layer*
 - Divide, Remainder and Square-Root Operations
 - SRT Algorithm


Hot Chips IV



Register Stack Manipulation

- Instruction Set Uses Top of Register Stack as Accumulator
- Parallel Execution of FXCH

Example: Cycle 1 → FADD QWORD PTR [EAX] | FXCH ST (2)
Cycle 2 → FMUL QWORD PTR [EBX] | FXCH ST (3)



Hot Chips IV

*ONE DO
THAT
IN
EXAMPLE
OTHERS,
REMOVED FROM
D. SOMETHING OF
THIS IS, WHILE
MAYBE NOT OF
ANY...*



Transcendental Functions

- Direct Microcode Support for All Architecturally Defined Transcendental Instructions:

- Sine
- Cosine
- Sine-and-Cosine
- Tangent
- Arctangent
- $2^x - 1$
- $Y \times \log_2 X$
- $Y \times \log_2(X + 1)$

4-6x 33MHz 486

- Table Driven Algorithms Using Polynomial Approximation
- Performance and Error Bound Improvement over Intel486™ DX 33MHz CPU
- Comprehensive Validation Program

*410M TEST C863
BEFORE SILICON Hot Chips IV*



Compiler Optimization

- Instruction Scheduling
- Register Allocation
- Loop Unrolling
- Parallel FXCH

intel.

Summary

- **Streamlined Pipeline Provides High Performance**
 - Integration with Integer Pipeline
 - One Cycle Throughput
 - Tuning for Memory-Register Double Precision Operations
- **Fast Arithmetic Units Using State of the Art Algorithms**
 - Multiplier
 - Adder
 - Divider
- **Improved Performance and Accuracy of Transcendentals**
- **New Compiler Optimizations Co-Developed with Micro-Architecture**

Hot Chips IV