

**hyperSPARC™ Modules:** AKA

PINACLE.

## **The Second Generation SPARCore™ MBus Modules**

**Matthew R. Gutierrez**



A Cypress Semiconductor Company

Hot Chips IV

### ***Program Objectives***

- **Performance**
  - 2–4X current generation SPARCore MBus modules
  - 55.5 – 100 MHz + clock frequencies
- **Compatibility**
  - 100% SPARC Architecture (Version 8) compliant
  - SPARC Reference MMU
  - SPARC MBus (Level 2)
- **Upgradeability**
  - 100% hardware compatible with current MBus modules
- **Manufacturability**
  - Simple, proven CMOS process technology



A Cypress Semiconductor Company

Hot Chips IV

2

8.1.1



# CY7C620 Execution Units

Unrestricted, Unaligned Dual Launch:

- Integer Unit
  - 32-bit pipelined (5-stage) ALU
- Load/Store Unit
  - 64-bit data path, independent of integer ALU
- Floating Point Unit
  - 64-bit pipelined (5-stage) multiplier
  - 64-bit pipelined (5-stage) adder
- Branch/Call Unit - contains PC, does control XFER

*any combination of issue*

5




A Cypress Semiconductor Company

Hot Chips IV

# CY7C620 Block Diagram

*8 REGs w/ 160W\_5*



6




A Cypress Semiconductor Company

Hot Chips IV

8.1.3

# CY7C620 FP Queue



*CAN DISPATCH 2 FP INSTRUCTIONS TO QUEUE GREAT CYCLES MAKES FP INSTRUCTIONS A WAY OF GETTING AROUND INSTRUCTION ISSUES*

# CY7C620 Fast Constant/Index


Fast constant:

*pseudo-inst*

set 0Xfe11c12, %g1

*REGARDING THIS AND LOWEST AS SINGLE INSTN.*

compiler



*CY7C620 executes these two as if they were one instruction*

Fast index:

sethi  
ld

## *CY7C620 Fast Branch*

- **Allows conditional branch and associated ALU instruction to be launched simultaneously**
- **Instruction throughput increased**
  - Branch taken, target fetched 1 cycle sooner
  - Branch not taken, instruction stream resumed 1 cycle sooner


9

## *CY7C625 Cache Controller, MMU, & Tag Unit*

- **Combined cache controller, MMU**
  - **Supports 128K or 256K virtual cache**
  - **Dual-clock architecture**
  - **4K cache tags, physically tagged, virtually indexed**
  - **Full MP support (Level 2 MBus)**
  - **Block Copy/Fill support**
  - **800K transistors**
- THIS is a tip*

10

# CY7C625 Block Diagram



# CY7C625 Clocking Schemes

- **Synchronous**
  - IMCLK inverted MCLK
- **Asynchronous**
  - 2 IMCLK + 2 MCLK penalty

## ***CY7C625 Block Copy/Fill***

TWO VIRTUAL  
ADDRESSES SO CAN  
BE USED BY  
UNPWR SW,

- Fully utilizes Read/Write buffers
- Block Copy copies 32-byte block from cache or main memory to another location in main memory
- <sup>Block Fill</sup> Double word pattern written to 32-byte block in main memory
- Prevents these non-CPU intensive tasks from having to be brought into the cache


13

## ***CY7C627 Cache Data Unit***

- 16K X 32 synchronous SRAM
- On-chip address and data latches
- 1-stage write pipeline

14

# CY7C627 Block Diagram



## hyperSPARC Manufacturability

SINGLE gate with DQWY  
DNV - 15-17 arrays (SP-DP)  
SQRT 20-24

### Conservative Design




- 6T memory cells
- Manageable die sizes
- Fully static design
- High yields
- Fast clock frequencies *66.7MHz*

### • 0.65μ CMOS

- Double layer metal
- Designed to shrink to 0.5μ



# hyperSPARC TAB Modules



AVAILABLE WITH any  
IN THIS FORM FACTOR