

*MOST OF
DESIGN WINS TO
DATE*


Process

Part Number	MB92831-33ZF	MB92831-50ZF	Not Yet Available
Clock	33 MHz	50 MHz	70 MHz
Single	136 Mflops	208 Mflops	289 Mflops
Double	70 Mflops	106 Mflops	149 Mflops
Memory	264 Mb/sec	400 Mb/sec	560 Mb/sec
Power	3 W	4.5 W	Unknown

FUJITSU

- The MB92831 is Fujitsu's first commercial application of its new 0.5 micron CMOS process. It uses three metal layers. The first two layers have a 2.1 micron pitch. The third layer has a 4.2 micron pitch.
- The MB92831 contains approximately 1.5 million transistors on a die 15.99 mm by 15.99 mm.
- The μ VP supply voltage is 3.3 volts.
- The MB92831 is available in a 256 pin, ceramic, SQFP with a lead pitch of 0.5 mm.
- All members of the μ VP Series have an IEEE 1149.1-1990 standard test access port (the JTAG standard).

Block Diagram




FUJITSU

- Getting data into and out of the chip is a problem that all of the fast floating point chips share. The μ VP architecture supports multiple load/store pipelines, a unique advantage. However, the first μ VP chip, the MB92831, has only one load/store pipeline.
- With the exception of the vector and mask register sets, all other MB92831 registers can be accessed from the host microprocessor.
- System software cannot "context switch" a member of the μ VP Series. Therefore, in time sharing systems, designers typically use between two and four μ VP chips to each host microprocessor.

*CAN'T CONTEXT SWITCH QUICKLY
=> MULTIPLE COPIES FOR
MULTIPLE PROCESSES*


Command Buffer Unit



FUJITSU


- The command buffer contains 256 thirty-two bit registers. They can contain instructions or immediate data.
- Using a special instruction, the command buffer can reload itself. However, an external host processor must load the first command block.
- The instruction set supports two conditional branch instructions. However, the instruction set does not support subroutines.

Vector Registers




FUJITSU

- The vector register set contains 8 Kbytes. The scalar register set is 128 bytes (32 registers long, 32 bits wide). The mask register set contains 64 bytes.
- A programmable vector length register holds the logical length of every register in the vector register set (they are all the same length). Depending upon the value stored in the vector length register, the number of vector registers varies, either 8, 16, 32, or 64 registers.
- The vector length register also controls the number of mask registers, either 2, 4, 8, or 16.
- The vector registers are internally divided into four banks. Each bank is a 2K static RAM with three ports. The banks are 64 bits wide and 256 words deep. The access time, including the bank selector delay, is less than 14 ns. when the chip is clocked at 70 MHz.
- The bank selectors use tristate drivers. Therefore, the bank selectors require only 25% of the die area that ordinary AND-NOR gates require.




- The load/store pipeline can output addresses before it needs to use them. It can output up to four addresses.
- Two hardware memory interface modes exist: pipeline and basic. Only vector load and store operations use pipeline mode. Vector scatter/gather operations use basic mode. A basic mode access takes two clock cycles. A pipeline mode access takes a single cycle.



- The address unit has three modes: Real, Segment, and Page.
- The segment mode has three possible segment sizes: 256 kB, 1 MB, and 4 MB.
- In page mode, the page size is 4 kB. Page mode was designed to work with a future version of GMicro, a microprocessor used in Japan's TRON project. Designers using other microprocessors may not find page mode useful. The μ VP does not generate page faults.

ADD Pipeline



FUJITSU

- The ADD pipeline shares a single vector register interface with the Graphics pipeline. Therefore, both pipelines cannot operate at the same time.
- The ADD pipeline executes the macro instructions (Vector Search Maximum/Minimum Index, Vector Sum). Thus, it needs the feedback loop and temporary registers pictured above.
- The multiply and divide pipelines are not shown.
 - The multiply pipeline first stage contains a 54 byte by 54 byte multiplier tree and a Booth's decoder that produces a double precision result each clock. The second stage contains a 108 byte final partial product adder, a normalizer, and a rounding circuit.
 - The divide pipeline contains two divider units operating simultaneously. Each divider is implemented using iterative and high radix nonrestoring division.

*Divides
LAD: 80000000*


Software

- VAST from Pacific-Sierra
- Compilers
 - Portland Group (SPARC with μ VP)
 - Green Hills Software (GMicro with μ VP)
- SEG & BLAS Libraries from SofTek in Japan

FUJITSU


- Fujitsu has an assembler and a simulator available.
- It is not yet final. However, I believe Local Knowledge will provide SofTek's μ VP support outside Japan.

*BS7MAB = 42.7 MFlops as DP pipeline
for single μ VP.*



- The μ VP Series is a "horse" more than one massively parallel vendor is riding in the "Teraflop Race".
- Intel's i860 currently dominates the other markets that the μ VP Series is targeted at. However, many existing i860 customers are convinced that Intel will not design new members of the i860 family. Therefore, the μ VP Series is getting significant attention from Intel's existing customers.

*- accurate
MVP/WATT
but no application*



- For more information on μ VP products, please contact me.
- Members of the press should contact:
 - Richard E. Jensen
Manager, Strategic Product Development
Technology Planning, Cooperative Ventures Division
Fujitsu Microelectronics, Incorporated
77 Rio Robles
San Jose, CA 95134-1807
Telephone +1 408 456 1206, Facsimile +1 408 432 9070
Internet rick@fmlapd.fai.com
- The μ VP product manager speaks excellent English. Members of the press may contact him in Japan:
 - Makoto Awaga
Strategic Marketing Supervisor, Microcomputer Development Department
MOS Division, Semiconductor Group
Fujitsu Limited
1015, Kamikodanaka Nakahara-ku
Kawasaki 211, Japan
Telephone +81 044 777 1111, Facsimile +81 044 754 3575
Internet awaga@gmd.ed.fujitsu.co.jp