


Cold Chip Design Techniques

Anantha Chandrakasan
Samuel Sheng
Robert Brodersen


GRAD STUDENT

Dept. of EECS,
U.C. Berkeley




Why "Cold" Chips?

Heat Dissipation in "Hot" Chips



Portable Applications



- DEC Alpha: 30W @ 3.3V, 200Mhz
- SUN Viking: 8W @ 5V, 50Mhz
- Multimedia Terminals
- Laptop Computers
- Digital Cellular Telephony

General Purpose vs. Application Specific Computing


- **General Purpose Computing (e.g. Laptop computers)**
 - Desire maximum achievable throughput.
 - Power down techniques.
 - Reduction of supply voltage from 5V to 3.3V.
- **Application Specific Computing (e.g. Video Compression)**
 - Power down techniques not as appropriate.
 - No advantage in making the computation faster once throughput requirements are met.

Many new and exciting applications are application specific in nature.

Ways to Reduce Power

- Technology.
- Logic Styles.
- Architectures.
- Algorithms.

Where Does Power Go?




$$\text{Energy/transition} = C_L * V_{dd}^2$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * f$$

- Need to reduce C_L , V_{dd} , and f to reduce power.

Normalized Energy




$$E_t = C_L * V_{dd}^2$$

$$\frac{E_{(V_{dd}=2)}}{E_{(V_{dd}=5)}} = \frac{(C_L) * (2)^2}{(C_L) * (5)^2}$$

$$E_{(V_{dd}=2)} \approx 0.16 E_{(V_{dd}=5)}$$

- Strong function of voltage (V^2 dependence).
- Relatively independent of logic function and style.

Normalized Delay




$$T_d = \frac{C_L * V_{dd}}{I}$$

$$I \sim (V_{dd} - V_t)^2$$


$$\frac{T_d(V_{dd}=2)}{T_d(V_{dd}=5)} = \frac{(2) * (5 - 0.7)^2}{(5) * (2 - 0.7)^2} \approx 4$$

- Lowering V_{dd} reduces energy but increases delays.
- Relatively independent of logic function and style.


How About Logic Styles?




CONVENTIONAL CMOS Adder



OPTIMIZED static Adder




DCVSL Adder




CPL Adder

What Logic Style to Use?




- Power-delay product improves as voltage decreases.
- The “best” logic style minimizes power-delay for a given delay constraint.

Optimizing Logic Structures for Reduced Activity




Multiple Signal Transitions



$$(A + B) + (C + D)$$

↔
Tree vs. Chain



$$(A + B) + C + D$$

Inputs	Normalized # of Transitions	
	Tree	Chain
4	1	1.45
8	1	2.5



- Can be reduced by reducing the logic depth and balancing signal paths.

Architecture

- Desire to operate at lowest possible speeds (using low supply voltages).
- Use Architecture optimization to compensate for slower operation.

Approach: Trade-off AREA for lower POWER



Architecture Trade-offs - Reference Datapath



Area = $636 \times 833 \mu^2$

- Critical path delay $\Rightarrow T_{\text{adder}} + T_{\text{comparator}} (= 25\text{ns})$
 $\Rightarrow f_{\text{ref}} = 40\text{MHz}$
- Total capacitance being switched = C_{ref}
- $V_{\text{dd}} = V_{\text{ref}} = 5\text{V}$
- Power for reference datapath = $P_{\text{ref}} = C_{\text{ref}} V_{\text{ref}}^2 f_{\text{ref}}$


Pipelined Datapath



Area = $640 \times 1081 \mu^2$

- Critical path delay is less $\Rightarrow \max [T_{\text{adder}}, T_{\text{comparator}}]$
- Keeping clock rate constant: $f_{\text{pipe}} = f_{\text{ref}}$
 Voltage can be dropped $\Rightarrow V_{\text{pipe}} = V_{\text{ref}} / 1.7$
- Capacitance slightly higher: $C_{\text{pipe}} = 1.15C_{\text{ref}}$
- $P_{\text{pipe}} = (1.15C_{\text{ref}}) (V_{\text{ref}}/1.7)^2 f_{\text{ref}} \approx 0.39 P_{\text{ref}}$

Parallel Datapath




$$\text{Area} = 1476 \times 1219 \mu^2$$

- The clock rate can be reduced by half with the same throughput $\Rightarrow f_{\text{par}} = f_{\text{ref}} / 2$
- $V_{\text{par}} = V_{\text{ref}} / 1.7$, $C_{\text{par}} = 2.15C_{\text{ref}}$
- $P_{\text{par}} = (2.15C_{\text{ref}}) (V_{\text{ref}}/1.7)^2 (f_{\text{ref}}/2) \approx 0.36 P_{\text{ref}}$

Architecture Summary for a Simple Datapath


Architecture type	Voltage	Area	Power
Simple datapath (no pipelining or parallelism)	5V	1	1
Pipelined datapath	2.9V	1.3	0.39
Parallel datapath	2.9V	3.4	0.36
Pipeline-Parallel	2.0V	3.7	0.2

How Low a Voltage Can We Use?



- Too much parallelism adds overhead circuitry. Overhead circuitry can dominate with high levels of parallelism.
- An architecture driven optimum operating voltage can be found.

Transistor Sizing Strategy for Minimizing Power



- Larger sized devices are useful only when interconnect dominated.
- Minimum sized devices are usually optimal for low-power.

Conclusions

- **POWER is the most critical consideration in portable systems.**
- **AREA (transistors) can be traded for POWER.**

SLOWER IS BETTER - The best design will use the slowest circuits to meet the computation requirements.