



The Hobbit Microprocessor for Personal Communicators

Robert J. Scavuzzo

AT&T Bell Laboratories, Inc.
Allentown, Pennsylvania

Hot Chips Symposium
August 10, 1992

Page 1
8/10/92



Agenda


- Personal Communications
- Why Hobbit
- Hobbit History
- CRISP/Hobbit Comparison
- Hobbit Code Density
- Hobbit Performance
- Power Reduction

Page 2
8/10/92

4.1.1




The AT&T Personal Communications Vision



Anytime, Anyplace Access to Voice, Data, Fax, Video



A Personal Communicator Design






Microprocessor Attributes Needed for PCS

- High Code Density
- High Performance
- High Integration Level
- Low Power Dissipation
- Low Cost

Page 5
8/10/92



Hobbit Evolution



C Machine Research Methodology

- 1) Propose an Architecture
- 2) Create C Compiler
- 3) Develop Simulator
- 4) Evaluate Performance

Page 6
8/10/92

4.1.3



CRISP/Hobbit Architecture High Level Attributes

- CISC Like
 - Memory-to-Memory Architecture
 - Variable Instructions
 - High Code Density
- RISC Like
 - Small Instruction Set
 - Pipelined Architecture
 - Single-Cycle Execution
 - High Performance


*3-STATE DECODE
3-STATE ADDRESS*

**The CRISP/Hobbit Architecture
Combines the Best of CISC and RISC**

Page 7
8/10/92



Hobbit - Functional Block Diagram -



Page 8
8/10/92



Hobbit Microphotograph

Page 9
8/10/92



CRISP → Hobbit Changes

Technology/Silicon Design:

- | <u>CRISP</u> | <u>Hobbit</u> |
|--|---|
| <ul style="list-style-type: none">• 5 V• 12 MHz, Selected• No Standby Mode | <ul style="list-style-type: none">• 2 V to 5.0 V• 8 MHz to 30 MHz Operation• Low Power Standby Mode |

Architecture:

- | | |
|--|---|
| <ul style="list-style-type: none">• Big Endian Data Byte Ordering• 512 Bytes, Direct Mapped, Encoded Instruction Cache• 128 Byte Stack Cache• No MMU/TLBs• No Data Loop Back | <ul style="list-style-type: none">• Big/Little Endian Data Byte Ordering• 3K Byte, 3-way Set Associative, Encoded Instruction Cache• 256 Byte Stack Cache• MMU/TLBs• Data Loop Back |
|--|---|

Page 10
8/10/92

4.1.5

Code Density

- **High Code Density**
 - **Memory-to-Memory Architecture**
 - **Variable Length Instructions**
 - **Carefully Crafted Instruction Set**

Code Density Distribution

Instruction Size Distribution for PCC

2-Byte	15,000	68%
6-Byte	6,000	27%
10-Byte	1,000	5%



Code Density PCC Comparisons

Size Comparisons of Cross Compiled Hobbit PCC

<u>Machine</u>	<u>Bytes</u>	<u>Relative</u>
VAX	72K	1.0
Hobbit	74K	1.0
M68000	86K	1.2
R3000	128K	1.8
IBM 370	134K	1.9
SPARC	141K	1.9

Page 13
8/10/92



CRISP/Hobbit Performance Related Features

- 1 -

- High Code Density

- Synchronous but Independent Prefetch Decode and Execution Units
- Single Cycle Instruction Execution
- Encoded and Decoded ICs

- Stack Cache
- Fast Procedure Call

- Branch Folding/Branch Prediction

- Read Cancelling with Two Stage Bypassing

- MMU and TLBs

- Graceful Performance Degradation with Increasing Memory Wait States

Page 14
8/10/92

4.1.7



CRISP/Hobbit Performance Related Features

- 2 -

- High Code Density
- Synchronous but Independent Prefetch Decode and Execution Units
- Single Cycle Instruction Execution
- Encoded and Decoded ICs
- **Stack Cache**
- **Fast Procedure Call**
- Branch Folding/Branch Prediction
- Read Cancelling with Two Stage Bypassing
- MMU and TLBs
- Graceful Performance Degradation with Increasing Memory Wait States

Page 15
8/10/92



Stack Cache

- **A Different Approach to Register Allocation**
- **Automatically Maps the Stack onto a Circular Buffer of Registers**
 - Looks like Registers to Hardware
 - Looks like Cache to Software
- **Buffer Maintained by Head and Tail Pointers**
 - **Stack Pointer**
 - **Maximum Stack Pointer**
- **Stack Cache Hit if $SP \leq \text{Address} < MSP$**
- **Low Order Virtual Address Bits Used as Index**

Page 16
8/10/92



Stack Cache Results

- **Captures 80% of Data References**
- **Three Times Fewer References than VAX PCC**
- **Best of Registers**
 - **Fast Access**
 - **No Tags**
 - **No Tag Compares**
- **Best of Cache**
 - **Better Allocation than Software**
 - **Simplifies Compiler Design**
 - **Can Hold Strings, Arrays**
 - **Transparent of Software ⇒ Scalable**

Page 17
8/10/92



Fast Procedure Call

- **Four Instructions Used in Procedure Call**
 - **Call**: (1 Clock Tick)
**Places Return Address in SC and
Branches to Target Address**
 - **Enter**: (1 Clock Tick Minimum)
Allocates Space for New Procedure
 - **Return**: (2 Clock Ticks)
Deallocates Current Stack Frame
 - **Catch**: (1 Clock Tick Minimum)
Guarantees SC is Filled
- **Procedure Calls are Typically 5 Clock Ticks**

Page 18
8/10/92



CRISP/Hobbit Performance Related Features

- 3 -

- High Code Density
- Synchronous but Independent Prefetch Decode and Execution Units
- Single Cycle Instruction Execution
- Encoded and Decoded ICs
- Stack Cache
- Fast Procedure Call
- **Branch Folding/Branch Prediction**
- Read Cancelling with Two Stage Bypassing
- MMU and TLBs
- Graceful Performance Degradation with Increasing Memory Wait States

Page 19
8/10/92



Branch Problems

- Tend to "Break" Pipeline
- RISC Machines Typically use Delayed Branch
 - 1 Cycle for Branch
 - 1 - 2 Cycles for nop's
 - Problems with short Basic Blocks

Page 20
8/10/92



Branch Folding

- ~ 1/3 of Instructions are Branches
- Branch Prediction is ~ 90% Accurate
- PDU Can Simultaneously Decode up to Two Instructions
- In Branch Folding, Target Address of Leading Instruction can be replaced by Target Address of Following Branch Instruction
- Branch Instruction is Executed in "Zero" Time
- Conditional Branches Provided for
 - Alternate Next-Address Field
 - Branch Prediction
 - Branch Spreading
- Reduces Number of Instructions Needed to Execute Program
- MIP Rate > Clock Rate

Page 21
8/10/92



CRISP/Hobbit Performance Related Features

- 4 -

- High Code Density
- Synchronous but Independent Prefetch Decode and Execution Units
- Single Cycle Instruction Execution
- Encoded and Decoded ICs
- Stack Cache
- Fast Procedure Call
- Branch Folding/Branch Prediction
- Read Cancelling with Two Stage Bypassing
- MMU and TLBs
- Graceful Performance Degradation with Increasing Memory Wait States

Page 22
8/10/92

4.1.11


Read Cancellation

- **Dependences Cause Problems for Pipelines**
 - a ← b + 1;
 - c ← a + 3;
- **Hazards are Resolved by Bypassing**
- **Read is Cancelled with Bypass Occurs**
- **Hobbit Performs Better with Hazards**

Low Power Dissipation

- **Low Voltage Design**
- **DC Standby Mode**
- **Integrated Resources**
 - Caches
 - MMU/TLBs
- **Reduced I/O**
 - Caches
 - Read Cancellation
 - Stack Cache Architecture
- **High Code Density**
 - Fewer Text I/O Transactions
 - Less System RAM
- **Data Loop-Back**
 - Resistor-less System Bus

Data Loop-Back



Hobbit for Personal Communicators

- **High Code Density**
 - Less RAM
 - Lower Power Consumption
 - Lower System Cost
- **High Performance**
 - Faster System Response
 - Enables Use of CPU Intensive Applications
- **High Integration**
 - Lower Power Consumption
 - Lower System Cost
 - Longer Battery Life
 - Lighter/Smaller Systems
- **Low Power**
 - Longer Battery Life
 - Lighter/Smaller Systems



Hobbit Microprocessor

"The Right Choice"

Page 27
8/10/92