

**On-chip cache hierarchy for 1000-MIPS
multi-superscalar processor**

**Tadahiko Nishimukai, Makoto Hanawa, Osamu Nishii,
Makoto Suzuki, Kazuo Yano, Mitsuru Hiraki,
Central Research Laboratory, Hitachi Ltd.**


HotChipsIV

Objective of this work

**To achieve a maximum processor performance
on a single chip
using 0.3 μm BiCMOS technology**

HotChipsIV

Microprocessor performance and its prediction




HotChipsIV

MAX 250 MHz

Integration capacity using 0.3µm BiCMOS

| | performance | area | capacity |
|------------------|---------------------------------|-----------------------------|--------------|
| Superscalar RISC | clock cycle 3.1 ns | 6.6mm ² /RISC | 4 RISCs |
| FPU | 3.5 ns (53bX27b Mult.+Adder) | 9.1mm ² /FPU | 4 FPUs |
| Cache memory | 2.8 ns | 60mm ² /128KB | max 256KB |



HotChipsIV

High performance single chip strategies

(1) Uni-processor

0.3 μm BiCMOS technology

Dual ALU superscalar architecture


(2) Multi-processor

Interleaved shared cache memory

HotChipsIV


Two on-chip cache strategies

One-level



Large private caches


Two-level



Small private caches and
4-way interleaved secondary cache

HotChipsIV


Split-bus with 4-way interleaved secondary cache



Separate A, D buses to reduce conflict

HotChipsIV


Access reduction by private caches



using 1KB cache

HotChipsIV

Simulation models




(1) Interlock bus without SC

(2) Interlock bus with SC

(3) Split bus with Interleaved SC


HotChipsIV

Simulation results of three on-chip cache models



HotChipsIV

Photomicrograph of experimental chip



8.0 x 8.1mm

0.3 μm BiCMOS



1.02 MTrs.
(Bip. 20 KTrs.)

Bipolar

HotChipsIV


*2 INT UNITS
2 8KB RAM/IO GRIDS*

QC-BiCMOS circuit and delay time



HotChipsIV


Cache / TLB tag comparator



HotChipsIV

QUESTION: 3 versions shown @ ISSC, ISSCC, ITAG in DIFFERENT ASSUMED ~40W

Critical path delays



HotChipsIV

Conclusion

**A 250MHz, 1000MIPS multi-superscalar processor
using QC-BiCMOS**

Featuring

- **On-chip interleaved secondary cache memory**
- **ECL-sense amplifier merged comparator
and selectors**

HotChipsIV