

A 200MFLOP Precision Architecture Processor

William Jaffe, Bob Miller, Jeff Yetter

Hewlett-Packard
Fort Collins, Colorado

HOT CHIPS IV

TALK WITH JAFFE:

- PROBABLY WILL HAVE 10 ON-CHIP CACHES IN SUBSEQUENT GENERATIONS
- HIGHLY UNUSUAL WITH OUT-OF-ORDER EXECUTION COMPACT
- INTERFACE CHIP BUS PROVIDES FUTURE MULTIMEDIA DATA TRANSFER BLOCK SIZE => SET UP FOR MULTIMEDIA BLOCKS
- JOINING SOME FROM ABOVE LEFT FOR STRONG; WITHIN THERE IS MAIN SIMILARITY PURE.
- "ALMOST THINK WITH 1-yr-old 1MB CACHE", ESPECIALLY FOR COMMERCIAL SYSTEMS




HP Processor Family

1986	TTL	series	800	900	
1987	NMOSIII	series	800	900	
1988	NMOSIIIB	series	800	900	
1990	CMOS26	series	800	900	
1991	CMOS26	series	800	900	700



Quest for Performance Improvement

Relative Performance




Design Goals

- Price/Performance Improvement
- Scalability (HIGH end mp, WORKSTATIONS)
- Compatibility (WITH PREVIOUS GENERATIONS Many subsystems)
- Time to Market

WS.Jhp920626D



System Block Diagram



WS/JLS/P2002NE



Chip Vital Statistics

Architecture	PA-Risc v1.2
Frequency	0-100MHz
I-Cache	4k-1M, hashed virtual indexed 64bits wide, 32 byte line
D-Cache	4k-2M, hashed virtual indexed 64 bits wide, 32 byte line
Physical Memory Address	32 bits
Virtual Memory Address	48 bits segmented
TLB	Fully associative, unified 120 page entries, 16 block entries

128-16K PAGES

WS/JLS/P2002OF



Technology Overview


<i>Technology</i>	<i>CMOS26B 0.8 micron drawn</i>
<i>Transistor count</i>	<i>850K</i>
<i>Die Size</i>	<i>14mm x 14mm</i>
<i>Interconnect</i>	<i>1 Silicide Poly</i>
<i>Interconnect</i>	<i>3 Levels Metal Aluminum</i>
<i>Power</i>	<i>5v internal</i>
	<i>3.3v I/O</i>
	<i>20W at 100MHz</i>
<i>Pad Count</i>	<i>520</i>
<i>Package</i>	<i>504 pin PGA</i>

W2JA/0200200




CPU Block Diagram

2.509MP/B MPAS



W2JA/0200201





Design Methodology

- *Leverage 66+ MHz Design*
- *Scale to 100MHz with Process shrink*
- *Incorporate Characterization Data*
- *Redesign Critical Circuits*
- *Add Enhanced Features*
- *Design on Chip Floating Point*
- *Faster Rams*

WSJhs/920626



Starting Feature Set

Integer Unit

- Branch Prediction
- Extensive Bypassing
- Shadow Registers for TLB Miss Traps

- Cache Streaming - BOTH I, D - NO CRITICAL WORD FIRST - BYPASS REQUESTED WORD TO BY REQUESTOR

Cache and TLB

- Large off Chip I and D cache
- Virtual Index Hashing
- Fully Associative Split I/D
- 96 Page and 4 Block Entries

WSJ/ta/920626J



Feature Set Enhancement

- On Chip Floating Point Unit
- Dual I Fetch for Superscalar
- Cache Miss Optimizations (Stall-on-Use)
- Block Copy Hint
- Fully Associative Unified TLB
- 120 Page and 16 Block entries
- Hardware TLB miss handler - FIRST WORD WORKUP
- Low cost 2-way MP functionality

WSJ/ta/920626L




FPU FUNCTIONS

ALU Functions:	○ Sgl/Dbl	Add/Subtract
	○ Sgl/Dbl	Compare/Complement
	○ Sgl/Dbl	Convert (float -> int) (int -> float) (float -> float)
MPY Functions:	Sgl/Dbl 32-bit	Multiply Integer Multiply
Div Functions:	Sgl/Dbl Sg./Dbl	Divide Square Root

WS.JA#920629A



FLOATING POINT BLOCK DIAGRAM *Div/Sqrt* *Does not scale* *FPU/FPUET*



WS.JA#920629B



Floating Point Instruction Timing

Latency/Dispatch (Cycles)

	Single Precision	Double Precision
ALU	2/1	2/1
Multiply	2/1	2/1
MPY/ALU	2/1	2/1
Divide	8/8	15/15
Square Root	8/8	15/15

NOT REFORMED (handwritten note with arrow pointing to MPY/ALU)


200 Mflop Peak Performance at 100MHz(MPY/ALU)
Superscalar Execution with an Integer Instruction

WSJ920626N



200 Mflop with shift and carry circuit (handwritten note)

MPY ORGANIZATION



WSJ920630B



Superscalar Execution

Instruction Pairs: A - E

E - A

E - B

A: Integer Operation

Integer Load or Store

Floating Point Load or Store

B: Branch

E: Floating Point Operation

- No Alignment Constraints

WSJ/ta/92062GM



Cache Miss Optimizations

- *Stall-on-use (Hit Under Miss)*
 - *Hides Miss Penalty*
 - *Implemented for loads and stores*
 - *Will Stall only for register dependency or another Miss*

- *Implemented "don't fill" cache hint*

WSJ/ta/920626P



Hardware TLB Miss Handler

- *Invoked on I/D translations that miss the on chip TLB*
- *Hardware Computes the PDIR entry address*
- *If the entry is present and valid, it is inserted on chip*
- *If it is not present or valid a software trap is taken*
- *Page entries can be updated in 11 states*

*F054 from
CMTK, CMTK
VALID.*




Multiprocessor Configurations


- *Full compatibility with all previous MP implementations*
- *Scalable High End*
- *Low cost 2-way Implementation*



Scalable MP Configuration



Low Cost Dual Processor



2-Way Implementation

- *No Memory support or changes required*
- *Minimal Implementation Specific OS Impact*
- *All MP functionality is contained on the CPU*
- *Cache and TLB coherency over local Memory-IO bus (P-bus)*
- *Logic handles 3 freq ratios between the processor and the external P-bus*



Benchmark Performance

This slide will share the performance

of key Benchmarks

spoe 89 >130
spoc192 >70
FP2 >130
mfops (umpro) >30
perf mflop 200
mips 115
CPM Benchmark < 14 sec
with STM SP ~160
DP ~150

*100MHz with
256KB cache
9ns 32Kx8*



Growth Paths

- *Process Improvements*
- *Faster Cache Chip Technology*
- *Circuit Enhancement*
- *More Compiler use of New Features* – *GA/WTM*
HT-undm - v123,
GTC.

WS.Jes.920626Y



Summary

- *Scalable PA-RISC processor for Workstation and Multiuser*
- *Continuation of HP Processor Family*
- *Single Chip Solution*
- *Frequency as well as feature enhancements*
- *On Chip Floating Point*

WS.Jes.920626Z

