

RAM POWER DISCUSSION

MILE FARMWARD	RAMBUS
CHARLES HUNT	MITSUBISHI
DNA JAMES	APPLE
BILL VOKLEY	TI
SKIP STRITZEL	MOTOROLA (MIPS/SGI)

EV6X
HPC-STAFF
MPV-STAFF
SCS-STAFF
DM D
HIGH P
RUE S.

TYPICAL ^{HIGH END.} SYSTEM DESIGN HAS HIGH THEORETICAL BANDWIDTH, LIMITED BY PROTOCOLS, DECODING, MULTIPLEXING, ECC, ETC. EFFECTIVE BUS USAGE ~ 50% WITH UP TO ~ 75% WITH DEEP INTERLEAVING. MIGHT GET 2 READ ACCESSES OUT OF DRAM W/ 200NS.

FOR US, LESS THEORETICAL (BUT STILL SUBSTANTIAL) BANDWIDTH OK FOR NOW/6 MODES, BUT REAL REQUIREMENTS (E.G., CACHE FULL) SATURATE MEMORY BUS.

- PROBLEMS = - ACCESS TIMES SHOULD BE LOWER
- BANDWIDTH OF CACHE ISN'T MAKING IT OUT INTO PAGES
 - WIDER DRAMS DESIRABLE FOR LOW COST SYSTEMS
 - RAM SPEC SHOULD BE TIGHTER.

RAMBUS 512Kx9 IS 14% LONGER THAN CURRENT RAM. @ 16Mb = 10%
64Mb = 5%

RAM LINK = CONTROLLER WITH LINK OF RAMS
FTP LINK hplsci.hpl.hp.com

MITSUBISHI CORAM: TRY TO IMPROVE LATENCY & BANDWIDTH: CARRY ON DRAM; ADDS 4Kx4 SRAM TO 4Mx4 DRAM. CAN THIS BE DONE OUTSIDE DRAMS OR DOES INTERFACE PRODUCE DOMINANT THIS?

TI SPECIFICALLY DRAM. NORMAL DRAM WITH CACHED INPUT & OUTPUT.

RAMBUS ACCESS IS ~ 150-200 NS NOW BECAUSE THEY DO A PRECHARGE BEFORE THE ACCESS. 16M SIZE IS ~ 100 NS. RAM LINK SEEMS TO BE MUCH FASTER.

* CAN WE KICK ALL CACHE MEMORIES TO BE EMBEDDED WITH IC'S TO IMPROVE PERFORMANCE.