

*SPARCore™ Modules*

*Raju Vegesna  
Chief Architect*


*Hot Chips III  
Stanford University  
August 26, 1991*

*SPARCore™ Modules  
Agenda*


- Global Concepts
  - Philosophy
  - Features
- SPARCore Modules
  - Single CPU CYM6001K
  - Dual CPU CYM6002K
  - Next generation module

4.22

# A System Model



## ROSS SPARC Core™ Module Architectural Evolution Model



## SPARCore™ Module

Dual CPU channels


Each CPU channel supports ...

- SPARC integer functions
- SPARC floating point functions
- SPARC reference MMU
- Performance driven Cache system
- SPARC Mbus interface

## ROSS SPARCore™ Module

Architectural Evolution Model

P  
e  
r  
f  
o  
r  
m  
a  
n  
c  
e




MILE: Multiple Instruction  
Launch & Execute

Time


# CYM6001K Module

Single CPU




# CYM6001K Module

Module Design




# ROSS SPARCore™ Module

## Architectural Evolution Model




# CYM6002K Module

## Dual CPU



# CYM6002K Module

Module design



# SPARCore™ Module

Module design

- Conforms to SBus card form factor (3.3" X 5.78")
- All components surface mounted
- SPARC – standard Mbus module connector
  - High reliability
  - Excellent electrical performance

## *SPARC Reference MMU*


- Demand page memory management
- 32-bit virtual to 36-bit physical address
- Support for 4096 contexts
- Linear address mapping

## *SPARC Reference MMU*


- Fully associative 64 entry address translation cache (ATC)
- Hardware table walk
- Invalidation support for multiple ATC entries

4.28

# ATC Entry Locking



# PTP Caching





## *Cache Sub-system*



### *Uni-processing*

- 64-Kbytes of zero wait-state, direct-mapped virtual cache
- Write-back with write-allocate
- Write-through with no write-allocate
- Separate 32-byte read and 32-byte write buffers
- Parallel operation of read and write buffers

## *Cache Sub-system*

### *Multi-processing*

- 64-Kbytes of zero wait-state, direct-mapped virtual cache
- Fully concurrent bus snooping
- Two independent cache tags:
  - Processor side
  - Mbus side



## Cache-Line States

SC

EC

I

SM

EM

*SC – shared clean*


*EC – exclusive clean*

*SM – shared modified*

*EM – exclusive modified*

*I – invalid*


## Direct Data Intervention and Reflective Memory



A.32

# ROSS SPARCore™ Module

Architectural Evolution Model



## Next Generation Module

- Architectural advancements (MILE™)
  - Superscalar
  - Superpipelining
  - Symmetric multiprocessor
- Semiconductor process advancements
  - Submicron
- Packaging technology innovations
  - Multi-Die